
SN74LS193NSR
ActiveSYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS WITH DUAL CLOCK AND CLEAR
Deep-Dive with AI
Search across all available documentation for this part.

SN74LS193NSR
ActiveSYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS WITH DUAL CLOCK AND CLEAR
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74LS193NSR |
|---|---|
| Count Rate | 32 MHz |
| Direction | Up, Down |
| Logic Type | Binary Counter |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 4 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Package / Case | 0.209 " |
| Package / Case | 16-SOIC |
| Package / Case | 5.3 mm |
| Reset | Asynchronous |
| Supplier Device Package | 16-SO |
| Timing | Synchronous |
| Trigger Type | Positive Edge |
| Voltage - Supply [Max] | 5.25 V |
| Voltage - Supply [Min] | 4.75 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 1.33 | |
| 10 | $ 1.19 | |||
| 25 | $ 1.13 | |||
| 100 | $ 0.93 | |||
| 250 | $ 0.87 | |||
| 500 | $ 0.77 | |||
| 1000 | $ 0.60 | |||
| Digi-Reel® | 1 | $ 1.33 | ||
| 10 | $ 1.19 | |||
| 25 | $ 1.13 | |||
| 100 | $ 0.93 | |||
| 250 | $ 0.87 | |||
| 500 | $ 0.77 | |||
| 1000 | $ 0.60 | |||
| Tape & Reel (TR) | 2000 | $ 0.56 | ||
| 6000 | $ 0.54 | |||
| 10000 | $ 0.52 | |||
| Texas Instruments | LARGE T&R | 1 | $ 1.08 | |
| 100 | $ 0.83 | |||
| 250 | $ 0.61 | |||
| 1000 | $ 0.44 | |||
Description
General part information
SN74LS193 Series
These monolithic circuits are synchronous reversible (up/down) counters having a complexity of 55 equivalent gates. The '192 and 'LS192 circuits are BCD counters and the '193 and 'LS193 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple-clock) counters.
The outputs of the four master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is high.
All four counters are fully programmable; that is, each output may be preset to either level by entering the desired data at the data inputs while the load input is low. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.
Documents
Technical documentation and resources