Zenode.ai Logo
Beta
56-TSSOP
Integrated Circuits (ICs)

74ALVCH162260DLRG4

Unknown
Texas Instruments

LATCH MULTIPLEXED 3-ST 12-CH D-TYPE 56-PIN SSOP T/R

Deep-Dive with AI

Search across all available documentation for this part.

56-TSSOP
Integrated Circuits (ICs)

74ALVCH162260DLRG4

Unknown
Texas Instruments

LATCH MULTIPLEXED 3-ST 12-CH D-TYPE 56-PIN SSOP T/R

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

Specification74ALVCH162260DLRG4
Circuit12:24
Current - Output High, Low12 mA
Current - Output High, Low24 mA
Delay Time - Propagation1 ns
Independent Circuits1
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case0.295 in
Package / Case56-BSSOP
Package / Case7.5 mm
Supplier Device Package56-SSOP
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 1000$ 1.14
2000$ 1.06
5000$ 1.02
10000$ 0.98

Description

General part information

SN74ALVCH162260 Series

This 12-bit to 24-bit multiplexed D-type latch is designed for 1.65-V to 3.6-VCCoperation.

The SN74ALVCH162260 is used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device also is useful in memory-interleaving applications.

Three 12-bit I/O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and/or data transfer. The output-enable (OE1B\, OE2B\, and OEA\) inputs control the bus transceiver functions. The OE1B\ and OE2B\ control signals also allow bank control in the A-to-B direction.

Documents

Technical documentation and resources

No documents available