Zenode.ai Logo
Beta
14-TSSOP
Integrated Circuits (ICs)

SN74CB3Q3125PWRE4

Unknown
Texas Instruments

BUS SWITCH 4-ELEMENT CMOS 4-IN 14-PIN TSSOP T/R

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
14-TSSOP
Integrated Circuits (ICs)

SN74CB3Q3125PWRE4

Unknown
Texas Instruments

BUS SWITCH 4-ELEMENT CMOS 4-IN 14-PIN TSSOP T/R

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74CB3Q3125PWRE4
Circuit1 x 1:1
Independent Circuits4
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case14-TSSOP
Package / Case [custom]0.173 "
Package / Case [custom]4.4 mm
Supplier Device Package14-TSSOP
TypeBus Switch
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]2.3 V
Voltage Supply SourceSingle Supply

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 2000$ 0.43
6000$ 0.41
10000$ 0.40

Description

General part information

SN74CB3Q3125 Series

The SN74CB3Q3125 device is a high-bandwidth FET bus switch that uses a charge pump to elevate the gate voltage of the pass transistor, thus providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The SN74CB3Q3125 device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus.

The SN74CB3Q3125 device is a high-bandwidth FET bus switch that uses a charge pump to elevate the gate voltage of the pass transistor, thus providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The SN74CB3Q3125 device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus.

Documents

Technical documentation and resources