
MPC8343VRAGDB
ActiveMICROPROCESSOR, 1 CORE, 32-BIT, POWERPC E300, 400 MHZ, PBGA, 620 PINS
Deep-Dive with AI
Search across all available documentation for this part.

MPC8343VRAGDB
ActiveMICROPROCESSOR, 1 CORE, 32-BIT, POWERPC E300, 400 MHZ, PBGA, 620 PINS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | MPC8343VRAGDB |
|---|---|
| Additional Interfaces | DUART, SPI, I2C, PCI |
| Core Processor | PowerPC e300 |
| Ethernet | 100 Mbps, 10 Mbps, 1000 Mbps |
| Graphics Acceleration | False |
| Mounting Type | Surface Mount |
| Number of Cores/Bus Width | 32 Bit, 1 Core |
| Operating Temperature [Max] | 105 °C |
| Operating Temperature [Min] | 0 °C |
| Package / Case | 620-BBGA Exposed Pad |
| RAM Controllers | DDR2, DDR |
| Speed | 400 MHz |
| Supplier Device Package | 620-HBGA (29x29) |
| USB | USB 2.0 + PHY (2) |
| Voltage - I/O | 2.5 V, 3.3 V, 1.8 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Description
General part information
MPC8343 Series
The MPC8343E PowerQUICC II Pro integrated communications processor is a next-generation extension of the popular PowerQUICC II line. Based on a system-on-chip (SoC) architecture, the MPC8343E PowerQUICC II Pro integrates the enhanced e300 core and advanced features, such as DDR memory, Dual Gigabit Ethernet, Dual PCI and Hi-Speed USB controllers. With clock speeds scaling to 400 MHz, the MPC8343E processor offers the highest performing PowerQUICC II devices available. The MPC8343E PowerQUICC II Pro is designed to provide a cost-effective, highly integrated control processing solution that addresses the emerging needs of networking, communications and pervasive computing applications. MPC8343E processor can be used in applications such as Ethernet routers and switches, wireless LAN (WLAN) equipment, network storage, home network appliances, industrial control equipment, and copiers, printers and other imaging systems.Secure Communications Architecture leveraging Mocana's Device Security Framework technology32-bit, high-performance superscalar core1260 MIPS @ 400 MHzDouble-precision floating point, integer, load/store, system register, and branch processor units32 KB data and 32 KB instruction cache with line locking supportDDR1/DDR2 memory controller, up to 266 MHz data rate, with a 32-bit interface with ECCDual PCI interfacesDual 10/100/1000 Ethernet controllersEmbedded security engineDual Hi-Speed USB controllersLocal bus controllerDual UART (DUART)Dual I2C interfaces (master or slave mode)Four-channel DMA controllerSerial peripheral interface (SPI)General-purpose parallel I/O (GPIO)IEEE 1149.1 JTAG test access portPackage: 672-pin, 35 mm x 35 mm TBGA (1 mm pitch)Process technology: 130 nm CMOSVoltage: 1.2V core v
Documents
Technical documentation and resources