Zenode.ai Logo
Beta
20-SOIC,DW
Integrated Circuits (ICs)

SN74AHC273DWR

Active
Texas Instruments

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

Deep-Dive with AI

Search across all available documentation for this part.

20-SOIC,DW
Integrated Circuits (ICs)

SN74AHC273DWR

Active
Texas Instruments

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AHC273DWR
Clock Frequency110 MHz
Current - Output High, Low [custom]8 mA
Current - Output High, Low [custom]8 mA
Current - Quiescent (Iq)4 çA
Input Capacitance2.5 pF
Max Propagation Delay @ V, Max CL11 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output TypeNon-Inverted
Package / Case20-SOIC
Package / Case [y]0.295 in
Package / Case [y]7.5 mm
Supplier Device Package20-SOIC
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.50
10$ 0.43
25$ 0.40
100$ 0.32
250$ 0.30
500$ 0.25
1000$ 0.19
Digi-Reel® 1$ 0.50
10$ 0.43
25$ 0.40
100$ 0.32
250$ 0.30
500$ 0.25
1000$ 0.19
Tape & Reel (TR) 2000$ 0.18
6000$ 0.17
10000$ 0.15
50000$ 0.14
Texas InstrumentsLARGE T&R 1$ 0.32
100$ 0.22
250$ 0.17
1000$ 0.11

Description

General part information

SN74AHC273 Series

These devices are positive-edge-triggered D-type flip-flops with a direct clear ( CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

These devices are positive-edge-triggered D-type flip-flops with a direct clear ( CLR) input.