
MX674ALEWI+
ActiveINDUSTRY-STANDARD, COMPLETE 12-BIT ADCS
Deep-Dive with AI
Search across all available documentation for this part.

MX674ALEWI+
ActiveINDUSTRY-STANDARD, COMPLETE 12-BIT ADCS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | MX674ALEWI+ |
|---|---|
| Architecture | SAR |
| Configuration | S/H-ADC |
| Data Interface | Parallel |
| Input Type | Single Ended |
| Mounting Type | Surface Mount |
| Number of A/D Converters | 1 |
| Number of Bits | 12 |
| Number of Inputs [custom] | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 C |
| Package / Case | 28-SOIC |
| Package / Case [custom] | 0.295 " |
| Package / Case [custom] | 7.5 mm |
| Ratio - S/H:ADC | 1:1 |
| Reference Type | Internal, External |
| Sampling Rate (Per Second) | 66 k |
| Supplier Device Package | 28-SOIC |
| Voltage - Supply, Analog [Max] | 16.5 V |
| Voltage - Supply, Analog [Min] | -11.4 V |
| Voltage - Supply, Digital [custom] | 5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | N/A | 0 | $ 119.57 | |
| 450 | $ 119.57 | |||
| Tube | 25 | $ 102.71 | ||
Description
General part information
MX674 Series
The MAX174/MX574A/MX674A are complete 12-bit analog-to-digital converters (ADCs) that combine high speed, low-power consumption, and on-chip clock and voltage reference. The maximum conversion times are 8µs (MAX174), 15µs (MX674A), and 25µs (MX574A). Maxim’s BiCMOS construction reduces power dissipation 3 times (150mW) over comparable devices. The internal buried zener reference provides low-drift and low-noise performance. External component requirements are limited to only decoupling capacitors and fixed resistors. The versatile analog input structure allows for 0 to +10V or 0 to +20V unipolar or ±5V or ±10V bipolar input ranges with pin strapping.The MAX174/MX574A/MX674A use standard microprocessor interface architectures and can be interfaced to 8-, 12-, and 16-bit wide buses. Three-state data outputs are controlled by active-low CS, CE, and R/active-low C logic inputs.ApplicationsDigital Signal ProcessingElectro-Mechanical SystemsHigh-Accuracy Process ControlHigh-Speed Data Acquisition
Documents
Technical documentation and resources