Zenode.ai Logo
Beta
64-pin (RGC) package image
Integrated Circuits (ICs)

AFE5851IRGCR

Active
Texas Instruments

16-CHANNEL VGA WITH ANALOG-TO-DIGITAL CONVERTER (ADC)

64-pin (RGC) package image
Integrated Circuits (ICs)

AFE5851IRGCR

Active
Texas Instruments

16-CHANNEL VGA WITH ANALOG-TO-DIGITAL CONVERTER (ADC)

Technical Specifications

Parameters and characteristics for this part

SpecificationAFE5851IRGCR
Mounting TypeSurface Mount
Number of Bits12 bits
Number of Channels16
Package / Case64-VFQFN Exposed Pad
Power (Watts)633 mW
Supplier Device Package64-VQFN (9x9)
Voltage - Supply, Analog [Max]3.6 V, 1.9 V
Voltage - Supply, Analog [Min]1.7 V, 3 V
Voltage - Supply, Digital [Max]1.9 V
Voltage - Supply, Digital [Min]1.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 2000$ 87.12
Texas InstrumentsLARGE T&R 1$ 92.70
100$ 89.91
250$ 74.85
1000$ 69.70

Description

General part information

AFE5851 Series

The AFE5851 is an analog front-end targeting applications where the power and level of integration are critical. The device contains 16 variable gain amplifiers (VGA), followed by an octal high speed (up to 65 MSPS) analog to digital converter (ADC).

Each of the 16 single ended inputs is buffered, accepts up to 1VPPmaximum input swing and it is followed by a VGA with a gain range from –5dB to 31dB. The VGA gain is digitally controlled and the gain curves versus time can be stored in memory, integrated within the device using the serial interface.

A selectable clamping and anti-alias low pass filter (with 3dB attenuation at 7.5, 10 or 14MHz) is also integrated between the VGA and ADC for every channel. The VGA/anti-alias filter outputs are differential (limited to 2 VPP) and drive the on-board 12-bit 65MSPS ADC that is shared between two VGAs to optimize the power dissipation. Each VGA output is sampled at alternate clock cycles, making the effective sampling frequency half the input clock rate. The ADC also scales down its power consumption should a lower sampling rate be selected.