Zenode.ai Logo
Beta
BA17818FP-E2
Discrete Semiconductor Products

RD3G07BATTL1

Active
Rohm Semiconductor

POWER MOSFET, P CHANNEL, 40 V, 70 A, 0.0057 OHM, TO-252 (DPAK), SURFACE MOUNT

Deep-Dive with AI

Search across all available documentation for this part.

BA17818FP-E2
Discrete Semiconductor Products

RD3G07BATTL1

Active
Rohm Semiconductor

POWER MOSFET, P CHANNEL, 40 V, 70 A, 0.0057 OHM, TO-252 (DPAK), SURFACE MOUNT

Technical Specifications

Parameters and characteristics for this part

SpecificationRD3G07BATTL1
Current - Continuous Drain (Id) @ 25°C70 A
Drain to Source Voltage (Vdss)40 V
Drive Voltage (Max Rds On, Min Rds On)10 V, 4.5 V
FET TypeP-Channel
Gate Charge (Qg) (Max) @ Vgs105 nC
Input Capacitance (Ciss) (Max) @ Vds5550 pF
Mounting TypeSurface Mount
Operating Temperature150 °C
Package / CaseTO-252-3, SC-63, DPAK (2 Leads + Tab)
Power Dissipation (Max) [Max]101 W
Rds On (Max) @ Id, Vgs7.1 mOhm
Supplier Device PackageTO-252
TechnologyMOSFET (Metal Oxide)
Vgs (Max)20 V
Vgs(th) (Max) @ Id2.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 3.11
10$ 2.02
100$ 1.40
500$ 1.13
1000$ 1.05
Digi-Reel® 1$ 3.11
10$ 2.02
100$ 1.40
500$ 1.13
1000$ 1.05
N/A 4344$ 2.82
Tape & Reel (TR) 2500$ 0.96
NewarkEach (Supplied on Full Reel) 2500$ 0.99

Description

General part information

RD3G07BAT Series

RD3G07BAT is a low on-resistance power MOSFET suitable for switching applications.

Documents

Technical documentation and resources

What Is Thermal Design

Thermal Design

List of Transistor Package Thermal Resistance

Thermal Design

Notes for Calculating Power Consumption:Static Operation

Thermal Design

Moisture Sensitivity Level - Transistors

Package Information

Part Explanation

Application Note

P-channel Power MOSFETs selection guide

Technical Article

About Flammability of Materials

Environmental Data

Measurement Method and Usage of Thermal Resistance RthJC

Thermal Design

How to Create Symbols for PSpice Models

Models

Condition of Soldering / Land Pattern Reference

Package Information

Calculation of Power Dissipation in Switching Circuit

Schematic Design & Verification

MOSFET Gate Resistor Setting for Motor Driving

Technical Article

Explanation for Marking

Package Information

About Export Regulations

Export Information

Method for Monitoring Switching Waveform

Schematic Design & Verification

Types and Features of Transistors

Application Note

RD3G07BAT ESD Data

Characteristics Data

Notes for Temperature Measurement Using Thermocouples

Thermal Design

Report of SVHC under REACH Regulation

Environmental Data

Overview of ROHM's Simulation Models(for ICs and Discrete Semiconductors)

Technical Article

Notes for Temperature Measurement Using Forward Voltage of PN Junction

Thermal Design

Reliability Test Result

Manufacturing Data

Anti-Whisker formation - Transistors

Package Information

RD3G07BAT Data Sheet

Data Sheet

Basics of Thermal Resistance and Heat Dissipation

Thermal Design

Example of Heat Dissipation Design for TO Packages: Effect of Heat Dissipation Materials

Thermal Design

Method for Calculating Junction Temperature from Transient Thermal Resistance Data

Thermal Design

Precautions When Measuring the Rear of the Package with a Thermocouple

Thermal Design

Compliance of the RoHS directive

Environmental Data

PCB Layout Thermal Design Guide

Thermal Design

What is a Thermal Model? (Transistor)

Thermal Design

Importance of Probe Calibration When Measuring Power: Deskew

Schematic Design & Verification

MOSFET Gate Drive Current Setting for Motor Driving

Technical Article

Impedance Characteristics of Bypass Capacitor

Schematic Design & Verification

Two-Resistor Model for Thermal Simulation

Thermal Design

How to Use LTspice® Models

Schematic Design & Verification

TO-252_TL1 Taping Information

Package Information

Package Dimensions

Package Information

How to Use LTspice® Models: Tips for Improving Convergence

Schematic Design & Verification

Temperature derating method for Safe Operating Area (SOA)

Schematic Design & Verification