Integrated Circuits (ICs)

SNJ54LVC374AW

Active

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsUnderstanding and Interpreting Standard-Logic Data Sheets (Rev. C)Implications of Slow or Floating CMOS Inputs (Rev. E)+26

Integrated Circuits (ICs)

SNJ54LVC374AW

Active

Texas Instruments

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

Deep-Dive with AI

DocumentsUnderstanding and Interpreting Standard-Logic Data Sheets (Rev. C)Implications of Slow or Floating CMOS Inputs (Rev. E)+26

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	SNJ54LVC374AW

Clock Frequency	100 MHz
Current - Output High, Low	24 mA
Current - Quiescent (Iq)	10 µA
Function	Standard
Input Capacitance	4 pF
Max Propagation Delay @ V, Max CL	8.5 ns
Mounting Type	Surface Mount
Number of Bits per Element	8
Number of Elements	1
Operating Temperature [Max]	125 °C
Operating Temperature [Min]	-55 °C
Output Type	Tri-State, Non-Inverted
Package / Case	20-CFlatPack
Supplier Device Package	20-CFP
Trigger Type	Positive Edge
Type	D-Type
Voltage - Supply [Max]	3.6 V
Voltage - Supply [Min]	2 V

SN54LVC374A Series

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

Part	Current - Quiescent (Iq)	Mounting Type	Clock Frequency	Package / Case	Function	Operating Temperature [Max]	Operating Temperature [Min]	Current - Output High, Low	Number of Elements	Input Capacitance	Max Propagation Delay @ V, Max CL	Supplier Device Package	Trigger Type	Voltage - Supply [Max]	Voltage - Supply [Min]	Output Type	Type	Number of Bits per Element
Texas Instruments SNJ54LVC374AFK	10 µA	Surface Mount	100 MHz	20-CLCC	Standard	125 °C	-55 °C	24 mA	1	4 pF	8.5 ns	20-LCCC (8.89x8.89)	Positive Edge	3.6 V	2 V	Non-Inverted Tri-State	D-Type	8
Texas Instruments SNJ54LVC374AW	10 µA	Surface Mount	100 MHz	20-CFlatPack	Standard	125 °C	-55 °C	24 mA	1	4 pF	8.5 ns	20-CFP	Positive Edge	3.6 V	2 V	Non-Inverted Tri-State	D-Type	8

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Texas Instruments	TUBE	1	$ 48.37
		100	$ 42.99
		250	$ 35.34
		1000	$ 31.61

Description

General part information

SN54LVC374A Series

The SN54LVC374A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCCoperation, and the SN74LVC374A octal edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V VCCoperation.

Documents

Technical documentation and resources

SNx4LVC374A Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs datasheet (Rev. O)

Data sheet

Design Summary for WCSP Little Logic (Rev. B)

Product overview

Logic Guide (Rev. AB)

Selection guide

16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)

Application note

Signal Switch Data Book (Rev. A)

User guide

Selecting the Right Level Translation Solution (Rev. A)

Application note

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Application note

LVC Characterization Information

Application note

SNJ54LVC374AW

Deep-Dive with AI

SNJ54LVC374AW

Deep-Dive with AI

Technical Specifications

SN54LVC374A Series

Pricing

Description

SN54LVC374A Series

Documents

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Implications of Slow or Floating CMOS Inputs (Rev. E)

Little Logic Guide 2018 (Rev. G)

Live Insertion

LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B)

CMOS Power Consumption and CPD Calculation (Rev. B)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices

STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS

LOGIC Pocket Data Book (Rev. B)

How to Select Little Logic (Rev. A)

TI IBIS File Creation, Validation, and Distribution Processes

Standard Linear & Logic for PCs, Servers & Motherboards

Texas Instruments Little Logic Application Report

Understanding Advanced Bus-Interface Products Design Guide

Use of the CMOS Unbuffered Inverter in Oscillator Circuits

Input and Output Characteristics of Digital Integrated Circuits

Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices

Power-Up Behavior of Clocked Devices (Rev. B)

Low-Voltage Logic (LVC) Designer's Guide

SNx4LVC374A Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs datasheet (Rev. O)

Design Summary for WCSP Little Logic (Rev. B)

Logic Guide (Rev. AB)

16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)

Signal Switch Data Book (Rev. A)

Selecting the Right Level Translation Solution (Rev. A)

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

LVC Characterization Information

SN54LVC374A Series