Zenode.ai Logo
Beta
TMUX1574PWR
Integrated Circuits (ICs)

SN74AHCT594QPWRQ1

Active
Texas Instruments

AUTOMOTIVE 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS

Deep-Dive with AI

Search across all available documentation for this part.

TMUX1574PWR
Integrated Circuits (ICs)

SN74AHCT594QPWRQ1

Active
Texas Instruments

AUTOMOTIVE 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AHCT594QPWRQ1
FunctionSerial to Parallel, Serial
GradeAutomotive
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output TypePush-Pull
Package / Case16-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
QualificationAEC-Q100
Supplier Device Package16-TSSOP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.03
10$ 0.92
25$ 0.87
100$ 0.72
250$ 0.67
500$ 0.59
1000$ 0.47
Digi-Reel® 1$ 1.03
10$ 0.92
25$ 0.87
100$ 0.72
250$ 0.67
500$ 0.59
1000$ 0.47
Tape & Reel (TR) 3000$ 0.44
6000$ 0.41
15000$ 0.40
Texas InstrumentsLARGE T&R 1$ 0.76
100$ 0.58
250$ 0.43
1000$ 0.31

Description

General part information

SN74AHCT594-Q1 Series

The SN74AHCT594-Q1 is an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks (RCLK, SRCLK) and direct overriding clear (RCLR, SRCLR) inputs are provided on both the shift and storage registers. A serial (QH’) output is provided for cascading purposes.

Both the shift register (SRCLK) and storage register (RCLK) clocks are positive edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

The SN74AHCT594-Q1 is an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks (RCLK, SRCLK) and direct overriding clear (RCLR, SRCLR) inputs are provided on both the shift and storage registers. A serial (QH’) output is provided for cascading purposes.