Zenode.ai Logo
Beta
SN74LVC161284DGGR
Integrated Circuits (ICs)

SN74AHCT16374DGGR

Active
Texas Instruments

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

SN74LVC161284DGGR
Integrated Circuits (ICs)

SN74AHCT16374DGGR

Active
Texas Instruments

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AHCT16374DGGR
Clock Frequency130 MHz
Current - Output High, Low [custom]8 mA
Current - Output High, Low [custom]8 mA
Current - Quiescent (Iq)4 çA
FunctionStandard
Input Capacitance2.5 pF
Max Propagation Delay @ V, Max CL10.4 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State, Non-Inverted
Package / Case48-TFSOP
Package / Case0.24 in
Package / Case [custom]6.1 mm
Supplier Device Package48-TSSOP
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.49
10$ 1.34
25$ 1.26
100$ 1.08
250$ 1.01
500$ 0.88
1000$ 0.73
Digi-Reel® 1$ 1.49
10$ 1.34
25$ 1.26
100$ 1.08
250$ 1.01
500$ 0.88
1000$ 0.73
Tape & Reel (TR) 2000$ 0.68
4000$ 0.79
6000$ 0.66
10000$ 0.63
Texas InstrumentsLARGE T&R 1$ 1.29
100$ 1.06
250$ 0.76
1000$ 0.57

Description

General part information

SN74AHCT16374 Series

The 'AHCT16374 devices are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs.

A buffered output-enable (OE\) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.