Zenode.ai Logo
Beta
PDIP (N)
Integrated Circuits (ICs)

CD4022BE

Active
Texas Instruments

COUNTER/DIVIDER SINGLE 4-BIT OCTAL UP 16-PIN PDIP TUBE

Deep-Dive with AI

Search across all available documentation for this part.

PDIP (N)
Integrated Circuits (ICs)

CD4022BE

Active
Texas Instruments

COUNTER/DIVIDER SINGLE 4-BIT OCTAL UP 16-PIN PDIP TUBE

Technical Specifications

Parameters and characteristics for this part

SpecificationCD4022BE
Count Rate6 MHz
DirectionUp
Logic TypeBinary Counter
Mounting TypeThrough Hole
Number of Bits per Element4
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Package / Case0.3 in
Package / Case16-DIP
Package / Case7.62 mm
ResetAsynchronous
Supplier Device Package16-PDIP
Trigger TypePositive Edge
Voltage - Supply [Max]18 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 1.06
10$ 0.95
25$ 0.90
100$ 0.74
250$ 0.69
500$ 0.61
654$ 0.46
1000$ 0.48
2500$ 0.45
5000$ 0.43
Texas InstrumentsTUBE 1$ 0.90
100$ 0.69
250$ 0.51
1000$ 0.37

Description

General part information

CD4022B Series

CD4017B and CD4022B are 5-stage and 4-stage Johnson counters having 10 and 8 decoded outputs, respectively. Inputs include a CLOCK, a RESET, and a CLOCK INHIBIT signal. Schmitt trigger action in the CLOCK input circuit provides pulse shaping that allows unlimited clock input pulse rise and fall times.

These counters are advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT siganl is high. A high RESET signal clears the counter to its zero count. Use of the Johnson counter configuration permits high-speed operation, 2-input decode-gating and spike-free decoded outputs. Anti-lock gating is provided, thus assuring proper counting sequence. The decoded output are normally low and go high only at their respective decoded time slot. Each decoded output remains high for one full clock cycle. A CARRY-OUT signal completes on cycle every 10 clock input cycles in the CD4017B or every 8 clock input cycles in the CD4022B and is used to ripple-clock the succeeding device in a multi-device counting chain.

The CD4017B and CD4022B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic package (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). The CD4017B types also are supplied in 16-lead small-outline packages (M and M96 suffixes).