
74LVCH8T245PW-Q10J
Active8-BIT DUAL SUPPLY TRANSLATING TRANSCEIVER; 3-STATE
Deep-Dive with AI
Search across all available documentation for this part.

74LVCH8T245PW-Q10J
Active8-BIT DUAL SUPPLY TRANSLATING TRANSCEIVER; 3-STATE
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | 74LVCH8T245PW-Q10J |
|---|---|
| Current - Output High, Low | 32 mA, 32 mA |
| Grade | Automotive |
| Logic Type | Translation Transceiver |
| Mounting Type | Surface Mount |
| Number of Bits per Element [custom] | 8 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | 3-State |
| Package / Case | 24-TSSOP |
| Package / Case [x] | 4.4 mm |
| Package / Case [x] | 0.173 in |
| Qualification | AEC-Q100 |
| Supplier Device Package | 24-TSSOP |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 1.2 V |
74LVCH8T245PW-Q100 Series
8-bit dual supply translating transceiver; 3-state
| Part | Logic Type | Operating Temperature [Max] | Operating Temperature [Min] | Current - Output High, Low | Number of Elements | Voltage - Supply [Min] | Voltage - Supply [Max] | Output Type | Number of Bits per Element [custom] | Qualification | Package / Case [x] | Package / Case [x] | Package / Case | Mounting Type | Supplier Device Package | Grade |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Nexperia USA Inc. | Translation Transceiver | 125 °C | -40 °C | 32 mA 32 mA | 1 | 1.2 V | 5.5 V | 3-State | 8 | AEC-Q100 | 4.4 mm | 0.173 in | 24-TSSOP | Surface Mount | 24-TSSOP | Automotive |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | N/A | 4950 | $ 1.47 | |
Description
General part information
74LVCH8T245PW-Q100 Series
The 74LVC8T245-Q100; 74LVCH8T245-Q100 are 8-bit dual supply translating transceivers with 3-state outputs that enable bidirectional level translation. They feature two data input-output ports (pins An and Bn), a direction control input (DIR), an output enable input (OE) and dual supply pins (VCC(A)and VCC(B)). Both VCC(A)and VCC(B)can be supplied at any voltage between 1.2 V and 5.5 V. This flexibility makes the device suitable for translating between any of the low voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Pins An,OEand DIR are referenced to VCC(A)and pins Bn are referenced to VCC(B). A HIGH on DIR allows transmission from An to Bn and a LOW on DIR allows transmission from Bn to An. The output enable input (OE) can be used to disable the outputs so the buses are effectively isolated.
Documents
Technical documentation and resources