Integrated Circuits (ICs)

ADSP-BF532SBBCZ400

Active

400 MHZ HIGH PERFORMANCE BLACKFIN PROCESSOR

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsEE-334: Using Blackfin®Processor Hibernate State for Low Standby Power (Rev.1)EE-183: Rational Sample Rate Conversion with Blackfin® Processors (Rev.5)+85

Integrated Circuits (ICs)

ADSP-BF532SBBCZ400

Active

Analog Devices Inc./Maxim Integrated

400 MHZ HIGH PERFORMANCE BLACKFIN PROCESSOR

Deep-Dive with AI

DocumentsEE-334: Using Blackfin®Processor Hibernate State for Low Standby Power (Rev.1)EE-183: Rational Sample Rate Conversion with Blackfin® Processors (Rev.5)+85

Specifications Series Pricing CAD Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	ADSP-BF532SBBCZ400

Clock Rate (Frequency)	400 MHz
Interface	UART, SPI, SSP
Mounting Type	Surface Mount
Non-Volatile Memory Size	1 kB
Non-Volatile Memory Type	ROM
On-Chip RAM	84 kB
Operating Temperature (Max)	85 °C
Operating Temperature (Min)	-40 °C
Package / Case	160-LFBGA, CSPBGA
Package Length	12 mm
Package Name	160-CSPBGA
Package Width	12 mm
Type	Fixed Point
Voltage - Core	1.2 V
Voltage - I/O	3.3 V

ADSP-BF532 Series

400 MHz High Performance Blackfin Processor

Part	Mounting Type	Voltage - I/O	Package / Case	Type	Operating Temperature (Max)	Operating Temperature (Min)	On-Chip RAM	Voltage - Core	Interface	Clock Rate (Frequency)	Non-Volatile Memory Type	Non-Volatile Memory Size	Package Width	Package Name	Package Length
Analog Devices Inc./Maxim Integrated ADSP-BF532SBSTZ400	Surface Mount	3.3 V	176-LQFP	Fixed Point	85 °C	-40 °C	84 kB	1.2 V	SPI SSP UART	400 MHz	ROM	1 kB	24 mm	176-LQFP	24 mm
Analog Devices Inc./Maxim Integrated ADSP-BF532SBB400	Surface Mount	3.3 V	169-BBGA	Fixed Point	85 °C	-40 °C	84 kB	1.2 V	SPI SSP UART	400 MHz	ROM	1 kB	19 mm	169-PBGA	19 mm
Analog Devices Inc./Maxim Integrated ADSP-BF532SBBCZ400	Surface Mount	3.3 V	160-LFBGA CSPBGA	Fixed Point	85 °C	-40 °C	84 kB	1.2 V	SPI SSP UART	400 MHz	ROM	1 kB	12 mm	160-CSPBGA	12 mm
Analog Devices Inc./Maxim Integrated ADSP-BF532SBSTZ4RL	Surface Mount	3.3 V	176-LQFP	Fixed Point	85 °C	-40 °C	84 kB	1.2 V	SPI SSP UART	400 MHz	ROM	1 kB	24 mm	176-LQFP	24 mm

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$	Updated

Digikey	Tray	1	$ 32.80	<1d
		10	$ 27.42
		25	$ 25.81
		100	$ 23.94
		250	$ 23.01

CAD

3D models and CAD resources for this part

Description

General part information

ADSP-BF532 Series

TheADSP-BF531/ ADSP-BF532 /ADSP-BF533processors are members of the Blackfin®family of products, incorporating the Analog Devices, Inc./Intel Micro Signal Architecture (MSA). Blackfin processors combine a dual-MAC state-of-the-art signal processing engine, the advantages of a clean, orthogonal RISC-like microprocessor instruction set, and single instruction, multiple data (SIMD) multimedia capabilities into a single instruction set architecture.The ADSP-BF531 / ADSP-BF532 / ADSP-BF533 processors are completely code and pin-compatible, differing only with respect to their performance and on-chip memory. Specific performance and memory configurations are shown in Table 1.PERIPHERALSParallel peripheral interface PPI, supporting ITU-R 656 video data formats2 dual-channel, full duplex synchronous serial ports, supporting eight stereo I2S channels2 memory-to-memory DMAs8 peripheral DMAsSPI-compatible portThree 32-bit timer/counters with PWM supportReal-time clock and watchdog timer32-bit core timerUp to 16 general-purpose I/O pins (GPIO)UART with support for IrDAEvent handlerDebug/JTAG interfaceOn-chip PLL capable of frequency multiplication

Documents

Technical documentation and resources

ADSP-BF532SBBCZ400

Deep-Dive with AI

ADSP-BF532SBBCZ400

Deep-Dive with AI

Technical Specifications

ADSP-BF532 Series

Pricing

CAD

Description

ADSP-BF532 Series

Documents

EE-334: Using Blackfin®Processor Hibernate State for Low Standby Power (Rev.1)

EE-183: Rational Sample Rate Conversion with Blackfin® Processors (Rev.5)

VisualDSP++®5.0 Product Release Bulletin (Rev.3.0)

EE-269: A Beginner’s Guide to Ethernet 802.3 (Rev.1)

Blackfin®EZ-Extender®Manual (Rev.4.1)

ADSP-BF531/ADSP-BF532 Low Power General-Purpose Blackfin Processor

EE-204: Blackfin® Processor SCCB Software Interface for Configuring I2C® Slave Devices (Rev.2)

EE-228: Switching Regulator Design Considerations for ADSP-BF533 Blackfin® Processors (Rev.1)

VisualDSP++®5.0 Licensing Guide (Rev.1.4)

EE-325: Interfacing Atmel Fingerprint Sensor AT77C104B with Blackfin® Processors (Rev.1)

EE-229: Estimating Power for ADSP-BF531/BF532/BF533 Blackfin® Processors (Rev.4)

EE-271: Using Cache Memory on Blackfin® Processors (Rev.2)

Enhance Processor Performance in Open-Source Applications

A BDTI Analysis of the Analog Devices ADSP-BF5xx

Is it Really Possible to Play DVD Quality Media While Executing Linux Applications?

EE-197: ADSP-BF531/532/533 Blackfin® Processor Multi-cycle Instructions and Latencies

EE-203: Interfacing the ADSP-BF535/ADSP-BF533 Blackfin® Processor to NTSC/PAL video decoder over the asynchronous port.

EE-289: Implementing FAT32 File Systems on ADSP-BF533 Blackfin® Processors (Rev.1)

EE-326: Blackfin® Processor and SDRAM Technology (Rev.2)

ICE-100B Emulator User’s Guide (Rev.1.1)

EZ-KIT Lite for ADSP-BF533 Blackfin Processor Product Highlight

VisualDSP++®5.0 Device Drivers and System Services Manual for Blackfin Processors (Rev.4.3)

AN-813: Interfacing the ADSP-BF533/ADSP-BF561 Blackfin®; Processors to High Speed Parallel ADCs

EE-149: Tuning C Source Code for the Blackfin® Processor Compiler

Blackfin®USB-LAN EZ-Extender®Manual (Rev.2.2)

EE-104: Setting Up Streams with the VisualDSP Debugger

Blackfin®A-V EZ-Extender®Manual (Rev.2.1)

Blackfin Processor Family Product Highlight

Package Drawing - 160-Ball CSPBGA (12mm x 12mm x 1.7mm)

EE-303: Using VisualDSP++® Thread-Safe Libraries with a Third-Party RTOS (Rev.1)

VisualDSP++®5.0 Loader and Utilities Manual (Rev.2.5)

EE-350: Seamlessly Interfacing MEMS Microphones with Blackfin Processors (Rev.1)

VisualDSP++®5.0 Users Guide (Rev.3.0)

ICE-1000/ICE-2000 Emulator User’s Guide (Rev.1.2)

EE-234: Interfacing T1/E1 Transceivers/Framers to Blackfin® Processors via the Serial Port (Rev.1)

EE-236: Real-Time Solutions Using Mixed-Signal Front-End Devices with the Blackfin®Processor (Rev.1)

Blackfin®/SHARC®USB EZ-Extender®Manual (Rev.1.1)

EE-306: PGO Linker - A Code Layout Tool for Blackfin Processors (Rev.1)

EE-304: Using the Blackfin® Processor SPORT to Emulate a SPI Interface (Rev.1)

EE-300: Interfacing Blackfin® EZ-KIT Lite® Boards to CMOS Image Sensors (Rev.1)

EE-294: Energy-Aware Programming on Blackfin Processors (Rev.1)

EE-324: System Optimization Techniques for Blackfin® Processors (Rev.1)

EE-110: A Quick Primer on ELF and DWARF File Formats

EE-339: Using External Switching Regulators with Blackfin® Processors (Rev.1)

Video Filtering Considerations for Media Processors

EE-323: Implementing Dynamically Loaded Software Modules (Rev.1)

EE-347: Formatted Print to a UART Terminal with Blackfin® Processors (Rev.3)

VisualDSP++®5.0 C/C++ Compiler and Library Manual for Blackfin Processors (Rev.5.4)

EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev.1)

EE-335: Interfacing SD Cards with Blackfin Processors (Rev.1)

EE-340: Connecting SHARC®and Blackfin®Processors over SPI (Rev.1)

EE-240: ADSP-BF533 Blackfin® Booting Process (Rev.4)

EE-128: DSP in C++: Calling Assembly Class Member Functions From C++

EE-333: Interfacing Blackfin® Processors to Winbond W25X16 SPI Flash Devices (Rev.1)

EE-185: Fast Floating-Point Arithmetic Emulation on Blackfin® Processors (Rev.4)

ADSP-BF5xx/ADSP-BF60x Blackfin® Processor Programming Reference (Rev.2.2)

EE-312: Building Complex VDK/LwIP Applications Using Blackfin® Processors (Rev.2)

EE-213: Host Communication via the Asynchronous Memory Interface for Blackfin® Processors (Rev.2)

EE-281: Hardware Design Checklist for the Blackfin® Processors (Rev.2)

EE-308: Estimating and Optimizing Booting Time for Blackfin® Processors (Rev.1)

EE-257: A Boot Compression/Decompression Algorithm for Blackfin® Processors (Rev.1)

HPUSB, USB, and HPPCI Emulator User’s Guide (Rev.3.2)

Designing IPTV Set-top Boxes Without Getting Boxed In

EE-68: Analog Devices JTAG Emulation Technical Reference (Rev.10)

EE-258: Interfacing Micron MT9V022 Image Sensors to Blackfin® Processors (Rev.2)

EE-239: Running Programs from Flash on ADSP-BF533 Blackfin® Processors (Rev.1)

EE-235: An Introduction to Scripting in VisualDSP++® (Rev.1)

VisualDSP++®5.0 Quick Installation Reference Card (Rev.3.1)

EE-288: USB OTG Interface for ADSP-BF533 Blackfin® Processors (Rev.1)