Zenode.ai Logo
Beta
SN74AHCT164PWR
Integrated Circuits (ICs)

SN74AHCT164PWR

Active
Texas Instruments

4.5-V TO 5.5-V 8-BIT, PARALLEL-OUT SERIAL SHIFT REGISTERS

Deep-Dive with AI

Search across all available documentation for this part.

SN74AHCT164PWR
Integrated Circuits (ICs)

SN74AHCT164PWR

Active
Texas Instruments

4.5-V TO 5.5-V 8-BIT, PARALLEL-OUT SERIAL SHIFT REGISTERS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AHCT164PWR
FunctionSerial to Parallel
Logic TypeShift Register
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output TypePush-Pull
Package / Case14-TSSOP
Package / Case [custom]0.173 "
Package / Case [custom]4.4 mm
Supplier Device Package14-TSSOP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 3000$ 0.16
6000$ 0.15
15000$ 0.14
30000$ 0.13
75000$ 0.13
Texas InstrumentsLARGE T&R 1$ 0.29
100$ 0.20
250$ 0.15
1000$ 0.10

Description

General part information

SN74AHCT164 Series

The SN74AHCT164 is an 8-bit shift register with AND-gated serial inputs and an asynchronous clear (CLR) input. Outputs are directly connected to the internal shift register, resulting in immediate output changes as values are shifted into the register. The gated serial (A and B) inputs permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum set-up time requirements are met. Clocking occurs on the low-to-high-level transition of CLK.

The SN74AHCT164 is an 8-bit shift register with AND-gated serial inputs and an asynchronous clear (CLR) input. Outputs are directly connected to the internal shift register, resulting in immediate output changes as values are shifted into the register. The gated serial (A and B) inputs permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum set-up time requirements are met. Clocking occurs on the low-to-high-level transition of CLK.