NC7S32P5X-G

Obsolete

ON Semiconductor

IC INVERTER

Deep-Dive with AI

Search across all available documentation for this part.

Integrated Circuits (ICs)

NC7S32P5X-G

Obsolete

ON Semiconductor

IC INVERTER

Deep-Dive with AI

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	NC7S32P5X-G

null

NC7S32 Series

TinyLogic HS 2-Input OR Gate

Part	Mounting Type	Operating Temperature [Max]	Operating Temperature [Min]	Number of Inputs	Input Logic Level - High	Package / Case	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Input Logic Level - Low	Supplier Device Package	Number of Circuits	Current - Quiescent (Max) [Max]	Logic Type	Max Propagation Delay @ V, Max CL	Voltage - Supply [Min]	Voltage - Supply [Max]
ON Semiconductor NC7S32L6X-L22175	Surface Mount	85 °C	-40 °C	2	1.5 V	6-UFDFN	2.6 mA	2.6 mA	0.5 V	6-MicroPak	1	1 çA	OR Gate	17 ns	2 V	6 V
ON Semiconductor NC7S32M5X-L22090	Surface Mount	85 °C	-40 °C	2	1.5 V	SC-74A SOT-753	2.6 mA	2.6 mA	0.5 V	SOT-23-5	1	1 çA	OR Gate	17 ns	2 V	6 V
ON Semiconductor NC7S32P5X-G
ON Semiconductor NC7S32P5	Surface Mount	85 °C	-40 °C	2	1.5 V	5-TSSOP SC-70-5 SOT-353	2.6 mA	2.6 mA	0.5 V	SC-70-5	1	1 çA	OR Gate	17 ns	2 V	6 V
ON Semiconductor NC7S32L6X	Surface Mount	85 °C	-40 °C	2	1.5 V	6-UFDFN	2.6 mA	2.6 mA	0.5 V	6-MicroPak	1	1 çA	OR Gate	17 ns	2 V	6 V
ON Semiconductor NC7S32M5X	Surface Mount	85 °C	-40 °C	2	1.5 V	SC-74A SOT-753	2.6 mA	2.6 mA	0.5 V	SOT-23-5	1	1 çA	OR Gate	17 ns	2 V	6 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Description

General part information

NC7S32 Series

The NC7S32 is a single 2-Input high performance CMOS OR Gate. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation over a broad VCCrange. ESD protection diodes inherently guard both inputs and output with respect to the VCCand GND rails. Three stages of gain between inputs and outputs assures high noise immunity and reduced sensitivity to input edge rate.

Documents

Technical documentation and resources

No documents available