
MAX510AEPE+
ActiveQUAD, SERIAL, 8-BIT DACS WITH RAIL-TO-RAIL OUTPUTS
Deep-Dive with AI
Search across all available documentation for this part.

MAX510AEPE+
ActiveQUAD, SERIAL, 8-BIT DACS WITH RAIL-TO-RAIL OUTPUTS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | MAX510AEPE+ |
|---|---|
| Architecture | R-2R |
| Data Interface | SPI |
| Differential Output | False |
| INL/DNL (LSB) | ±1, - |
| Mounting Type | Through Hole |
| Number of Bits | 8 |
| Number of D/A Converters | 4 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 C |
| Output Type | Voltage - Buffered |
| Package / Case | 16-DIP |
| Package / Case [x] | 0.3 in |
| Package / Case [x] | 7.62 mm |
| Reference Type | External |
| Settling Time | 6 µs |
| Supplier Device Package | 16-PDIP |
| Voltage - Supply, Analog [Max] | 5 V |
| Voltage - Supply, Analog [Min] | -5 V |
| Voltage - Supply, Digital [custom] | 5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | N/A | 0 | $ 25.54 | |
| Tube | 25 | $ 23.80 | ||
Description
General part information
MAX510 Series
The MAX509/MAX510 are quad, serial-input, 8-bit voltage-output digital-to-analog converters (DACs). They operate with a single +5V supply or dual ±5V supplies. Internal, precision buffers swing rail-to-rail. The reference input range includes both supply rails.The MAX509 has four separate reference inputs, allowing each DAC's full-scale range to be set independently. 20-pin DIP, SSOP, and SO packages are available. The MAX510 is identical to the MAX509 except it has two reference inputs, each shared by two DACs. The MAX510 is housed in space-saving 16-pin DIP and SO packages.The serial interface is double-buffered: A 12-bit input shift register is followed by four 8-bit buffer registers and four 8-bit DAC registers. A 12-bit serial word is used to load data into each register. Both input and DAC registers can be updated independently or simultaneously with single software commands. Two additional asynchronous control pins provide simultaneous updating (active-low LDAC) or clearing (active-low CLR) of input and DAC registers.The interface is compatible with Microwire™ and SPI™/QSPI™. All digital inputs and outputs are TTL/CMOS compatible. A buffered data output provides for readback or daisy-chaining of serial devices.ApplicationsDigital AttenuatorDigital Gain and Offset ControlGeneral Purpose
Documents
Technical documentation and resources