Zenode.ai Logo
Beta
24-TSSOP
Integrated Circuits (ICs)

CDC509PWRG4

Unknown
Texas Instruments

IC PLL CLOCK DRIVER 24TSSOP

Deep-Dive with AI

Search across all available documentation for this part.

24-TSSOP
Integrated Circuits (ICs)

CDC509PWRG4

Unknown
Texas Instruments

IC PLL CLOCK DRIVER 24TSSOP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationCDC509PWRG4
Differential - Input:OutputFalse
Divider/MultiplierFalse
Frequency - Max [Max]125 MHz
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
OutputLVTTL
Package / Case24-TSSOP
Package / Case0.173 in, 4.4 mm
PLLYes with Bypass
Ratio - Input:Output1:9
Supplier Device Package24-TSSOP
TypePLL Clock Driver
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 2000$ 11.50

Description

General part information

CDC509 Series

The CDC509 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC509 operates at 3.3-V VCCand is designed to drive up to five clock loads per output.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC509 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Documents

Technical documentation and resources

No documents available