
CDCL1810ARGZT
Active1.8-V 1-TO-10 HIGH PERFORMANCE DIFFERENTIAL CLOCK BUFFER WITH INDIVIDUAL OUTPUT ENABLE/DISABLE
Deep-Dive with AI
Search across all available documentation for this part.

CDCL1810ARGZT
Active1.8-V 1-TO-10 HIGH PERFORMANCE DIFFERENTIAL CLOCK BUFFER WITH INDIVIDUAL OUTPUT ENABLE/DISABLE
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CDCL1810ARGZT |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Frequency - Max [Max] | 650 MHz |
| Input | LVDS |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | CML |
| Package / Case | 48-VFQFN Exposed Pad |
| Ratio - Input:Output [custom] | 1:10 |
| Supplier Device Package | 48-VQFN (7x7) |
| Type | Divider, Fanout Buffer (Distribution) |
| Voltage - Supply [Max] | 1.9 V |
| Voltage - Supply [Min] | 1.7 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 15.10 | |
| Digi-Reel® | 1 | $ 15.10 | ||
| Tape & Reel (TR) | 250 | $ 11.15 | ||
| 500 | $ 10.43 | |||
| Texas Instruments | SMALL T&R | 1 | $ 11.82 | |
| 100 | $ 10.32 | |||
| 250 | $ 7.96 | |||
| 1000 | $ 7.12 | |||
Description
General part information
CDCL1810A Series
The CDCL1810A is a high-performance clock distributor. The programmable dividers, P0 and P1, give a high flexibility to the ratio of the output frequency to the input frequency: FOUT= FIN/P, where P (P0,P1) = 1, 2, 4, 5, 8, 10, 16, 20, 32, 40, 80.
The CDCL1810A supports one differential LVDS clock input and a total of 10 differential CML outputs. The CML outputs are compatible with LVDS receivers if they are ac-coupled.
With careful observation of the input voltage swing and common-mode voltage limits, the CDCL1810A can support a single-ended clock input as outlined inPin Configuration and Functions.
Documents
Technical documentation and resources