74HC273D,653
ActiveFLIP FLOPS OCTAL D-TYPE FLIP-FLOP WITH RESET; POSITIVE-EDGE TRIGGER
Deep-Dive with AI
Search across all available documentation for this part.
74HC273D,653
ActiveFLIP FLOPS OCTAL D-TYPE FLIP-FLOP WITH RESET; POSITIVE-EDGE TRIGGER
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | 74HC273D,653 |
|---|---|
| Clock Frequency | 122 MHz |
| Current - Output High, Low [custom] | 5.2 mA |
| Current - Output High, Low [custom] | 5.2 mA |
| Current - Quiescent (Iq) | 8 ÁA |
| Input Capacitance | 3.5 pF |
| Max Propagation Delay @ V, Max CL | 26 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element [custom] | 8 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Non-Inverted |
| Package / Case | 20-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 20-SO |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 6 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Description
General part information
74HC273D Series
The 74HC273; 74HCT273 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A LOW onMRforces the outputs LOW independently of clock and data inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
Documents
Technical documentation and resources