Zenode.ai Logo
Beta
Log InSign Up
TSSOP (DGG)
Integrated Circuits (ICs)

SN74ALVCH162836GR

Active
Texas Instruments

20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsLive InsertionAn Overview of Bus-Hold Circuit and the Applications (Rev. B)+17
TSSOP (DGG)
Integrated Circuits (ICs)

SN74ALVCH162836GR

Active
Texas Instruments

20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

Deep-Dive with AI

DocumentsLive InsertionAn Overview of Bus-Hold Circuit and the Applications (Rev. B)+17

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ALVCH162836GR
Current - Output High, Low [custom]12 mA
Current - Output High, Low [custom]12 mA
Logic TypeUniversal Bus Driver
Mounting TypeSurface Mount
Number of Circuits20-Bit
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case6.1 mm
Package / Case0.24 in
Package / Case56-TFSOP
Supplier Device Package56-TSSOP
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 5.33
Digi-Reel® 1$ 5.33
Tape & Reel (TR) 2000$ 2.68
Texas InstrumentsLARGE T&R 1$ 4.03
100$ 3.53
250$ 2.47
1000$ 1.99

Description

General part information

SN74ALVCH162836 Series

This 20-bit universal bus driver is designed for 1.65-V to 3.6-V VCCoperation.

Data flow from A to Y is controlled by the output-enable (OE\) input. The device operates in the transparent mode when the latch-enable (LE\) input is low. When LE\ is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If LE\ is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When OE\ is high, the outputs are in the high-impedance state.

The output port includes equivalent 26-series resistors to reduce overshoot and undershoot.