MC100ES6535EJ
Active3.3V LVCMOS-TO-LVPECL,1:4 FANOUT BUFFER
Deep-Dive with AI
Search across all available documentation for this part.
MC100ES6535EJ
Active3.3V LVCMOS-TO-LVPECL,1:4 FANOUT BUFFER
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | MC100ES6535EJ |
|---|---|
| Differential - Input:Output | No/Yes |
| Frequency - Max [Max] | 1 GHz |
| Input | LVCMOS, LVTTL |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVPECL |
| Package / Case | 20-TSSOP |
| Package / Case [x] | 0.173 in |
| Package / Case [y] | 4.4 mm |
| Ratio - Input:Output [custom] | 2:4 |
| Supplier Device Package | 20-TSSOP |
| Type | Fanout Buffer (Distribution), Multiplexer |
| Voltage - Supply [Max] | 3.8 V |
| Voltage - Supply [Min] | 3.135 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
Description
General part information
MC100ES6535 Series
The MC100ES6535 is a low skew, high performance 3.3 V 1-to-4 LVCMOS to LVPECL fanout buffer. The ES6535 has two selectable inputs that allow LVCMOS or LVTTL input levels which translate to LVPECL outputs. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin. The ES6535 is ideal for high performance clock distribution applications.
Documents
Technical documentation and resources