Zenode.ai Logo
Beta
TQFP (PAG)
Integrated Circuits (ICs)

ADS8365IPAG

Active
Texas Instruments

16-BIT 250KSPS 6-CH SIMULTANEOUS SAMPLING SAR ADC

Deep-Dive with AI

Search across all available documentation for this part.

TQFP (PAG)
Integrated Circuits (ICs)

ADS8365IPAG

Active
Texas Instruments

16-BIT 250KSPS 6-CH SIMULTANEOUS SAMPLING SAR ADC

Technical Specifications

Parameters and characteristics for this part

SpecificationADS8365IPAG
ArchitectureSAR
ConfigurationS/H-ADC
Data InterfaceParallel
FeaturesSimultaneous Sampling, Selectable Address
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters6
Number of Bits16
Number of Inputs6
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case64-TQFP
Ratio - S/H:ADC1:1
Reference TypeExternal, Internal
Sampling Rate (Per Second)250 k
Supplier Device Package64-TQFP (10x10)
Voltage - Supply, Analog5 V
Voltage - Supply, Digital5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 1$ 34.56
10$ 31.88
25$ 30.44
160$ 27.22
320$ 25.97
Texas InstrumentsJEDEC TRAY (10+1) 1$ 30.74
100$ 27.32
250$ 22.46
1000$ 20.09

Description

General part information

ADS8365 Series

The ADS8365 includes six, 16-bit, 250kSPS analog-to-digital converters (ADCs) with six fully differential input channels grouped into three pairs for high-speed simultaneous signal acquisition. Inputs to the sample-and-hold amplifiers are fully differential and are maintained differential to the input of the ADC. This architecture provides excellent common-mode rejection of 80dB at 50kHz, which is important in high-noise environments.

The ADS8365 offers a flexible, high-speed parallel interface with a direct address mode, a cycle, and a FIFO mode. The output data for each channel is available as a 16-bit word.

The ADS8365 includes six, 16-bit, 250kSPS analog-to-digital converters (ADCs) with six fully differential input channels grouped into three pairs for high-speed simultaneous signal acquisition. Inputs to the sample-and-hold amplifiers are fully differential and are maintained differential to the input of the ADC. This architecture provides excellent common-mode rejection of 80dB at 50kHz, which is important in high-noise environments.