Specification	SN74AHCT1G125DRLR

Current - Output High, Low [custom]	8 mA
Current - Output High, Low [custom]	8 mA
Logic Type	Buffer, Non-Inverting
Mounting Type	Surface Mount
Number of Bits per Element	1
Number of Elements	1
Operating Temperature [Max]	125 °C
Operating Temperature [Min]	-40 °C
Output Type	3-State
Package / Case	SOT-553
Supplier Device Package	SOT-5
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	4.5 V

SN74AHCT1G125 Series

Single 4.5-V to 5.5-V buffer with TTL-compatible CMOS inputs and 3-state outputs

Part	Voltage - Supply [Min]	Voltage - Supply [Max]	Output Type	Number of Bits per Element	Mounting Type	Number of Elements	Logic Type	Operating Temperature [Min]	Operating Temperature [Max]	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Supplier Device Package	Package / Case
Texas Instruments SN74AHCT1G125DCKR	4.5 V	5.5 V	3-State	1	Surface Mount	1	Buffer Non-Inverting	-40 °C	125 °C	8 mA	8 mA	SC-70-5	5-TSSOP SC-70-5 SOT-353
Texas Instruments SN74AHCT1G125DRLR	4.5 V	5.5 V	3-State	1	Surface Mount	1	Buffer Non-Inverting	-40 °C	125 °C	8 mA	8 mA	SOT-5	SOT-553
Texas Instruments SN74AHCT1G125DCKT	4.5 V	5.5 V	3-State	1	Surface Mount	1	Buffer Non-Inverting	-40 °C	125 °C	8 mA	8 mA	SC-70-5	5-TSSOP SC-70-5 SOT-353
Texas Instruments 74AHCT1G125DCKTE4	4.5 V	5.5 V	3-State	1	Surface Mount	1	Buffer Non-Inverting	-40 °C	125 °C	8 mA	8 mA	SC-70-5	5-TSSOP SC-70-5 SOT-353
Texas Instruments 74AHCT1G125DCKTG4	4.5 V	5.5 V	3-State	1	Surface Mount	1	Buffer Non-Inverting	-40 °C	125 °C	8 mA	8 mA	SC-70-5	5-TSSOP SC-70-5 SOT-353
Texas Instruments 74AHCT1G125DRLRG4	4.5 V	5.5 V	3-State	1	Surface Mount	1	Buffer Non-Inverting	-40 °C	125 °C	8 mA	8 mA	SOT-5	SOT-553
Texas Instruments 74AHCT1G125DBVRE4	4.5 V	5.5 V	3-State	1	Surface Mount	1	Buffer Non-Inverting	-40 °C	125 °C	8 mA	8 mA	SOT-23-5	SC-74A SOT-753
Texas Instruments SN74AHCT1G125DBVT	4.5 V	5.5 V	3-State	1	Surface Mount	1	Buffer Non-Inverting	-40 °C	125 °C	8 mA	8 mA	SOT-23-5	SC-74A SOT-753
Texas Instruments SN74AHCT1G125DBVR	4.5 V	5.5 V	3-State	1	Surface Mount	1	Buffer Non-Inverting	-40 °C	125 °C	8 mA	8 mA	SOT-23-5	SC-74A SOT-753

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 0.45
		10	$ 0.34
		25	$ 0.31
		100	$ 0.21
		250	$ 0.18
		500	$ 0.15
		1000	$ 0.11
	Digi-Reel®	1	$ 0.45
		10	$ 0.34
		25	$ 0.31
		100	$ 0.21
		250	$ 0.18
		500	$ 0.15
		1000	$ 0.11
	Tape & Reel (TR)	4000	$ 0.10
		8000	$ 0.10
		12000	$ 0.09
		28000	$ 0.08
		100000	$ 0.07
Texas Instruments	LARGE T&R	1	$ 0.15
		100	$ 0.10
		250	$ 0.08
		1000	$ 0.05

Description

General part information

SN74AHCT1G125 Series

The SN74AHCT1G125 device is a single bus buffer gate/line driver with 3-state output. The output is disabled when the output-enable ( OE) input is high. When OE is low, data is passed from the A input to the Y output.

Documents

Technical documentation and resources

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Application note

Implications of Slow or Floating CMOS Inputs (Rev. E)

Application note

Design Summary for WCSP Little Logic (Rev. B)

Product overview

Live Insertion

Application note

SN74AHCT1G125DRLR

Deep-Dive with AI

SN74AHCT1G125DRLR

Deep-Dive with AI

Technical Specifications

SN74AHCT1G125 Series

Pricing

Description

SN74AHCT1G125 Series

Documents

Logic Guide (Rev. AB)

LOGIC Pocket Data Book (Rev. B)

TI IBIS File Creation, Validation, and Distribution Processes

Little Logic Guide 2018 (Rev. G)

Texas Instruments Little Logic Application Report

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Military Advanced High-Speed CMOS Logic (AHC/AHCT) (Rev. C)

Selecting the Right Level Translation Solution (Rev. A)

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

SN74AHCT1G125 Single Bus Buffer Gate With 3-State Output datasheet (Rev. P)

Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices

CMOS Power Consumption and CPD Calculation (Rev. B)

How to Select Little Logic (Rev. A)

AHC/AHCT Designer's Guide February 2000 (Rev. D)

Advanced High-Speed CMOS (AHC) Logic Family (Rev. C)

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Implications of Slow or Floating CMOS Inputs (Rev. E)

Design Summary for WCSP Little Logic (Rev. B)

Live Insertion

SN74AHCT1G125 Series