Zenode.ai Logo
Beta
Nexperia-74LVC1G74DP,125 Flip Flops Flip Flop D-Type Pos-Edge 1-Element 8-Pin TSSOP T/R
Integrated Circuits (ICs)

74LVC1G74DP,125

Active
Nexperia USA Inc.

SINGLE D-TYPE FLIP-FLOP WITH SET AND RESET; POSITIVE EDGE TRIGGER

Deep-Dive with AI

Search across all available documentation for this part.

Nexperia-74LVC1G74DP,125 Flip Flops Flip Flop D-Type Pos-Edge 1-Element 8-Pin TSSOP T/R
Integrated Circuits (ICs)

74LVC1G74DP,125

Active
Nexperia USA Inc.

SINGLE D-TYPE FLIP-FLOP WITH SET AND RESET; POSITIVE EDGE TRIGGER

Technical Specifications

Parameters and characteristics for this part

Specification74LVC1G74DP,125
Clock Frequency200 MHz
Current - Output High, Low32 mA, 32 mA
Current - Quiescent (Iq)4 çA
FunctionSet(Preset) and Reset
Input Capacitance4 pF
Max Propagation Delay @ V, Max CL4.1 ns
Mounting TypeSurface Mount
Number of Bits per Element1
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output TypeComplementary
Package / Case8-TSSOP, 8-MSOP
Package / Case0.118 in, 3 mm Width
Supplier Device Package8-TSSOP
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyN/A 37771$ 0.47

Description

General part information

74LVC1G74DP Series

The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q andQoutputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear at the Q output. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.