Zenode.ai Logo
36-QFN
Integrated Circuits (ICs)

LTC6954IUFF-3#PBF

LTB
Analog Devices Inc./Maxim Integrated

LOW PHASE NOISE, TRIPLE OUTPUT CLOCK DISTRIBUTION DIVIDER/DRIVER

Deep-Dive with AI

Search across all available documentation for this part.

36-QFN
Integrated Circuits (ICs)

LTC6954IUFF-3#PBF

LTB
Analog Devices Inc./Maxim Integrated

LOW PHASE NOISE, TRIPLE OUTPUT CLOCK DISTRIBUTION DIVIDER/DRIVER

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationLTC6954IUFF-3#PBF
Differential - Input:OutputTrue
Frequency - Max [Max]1.4 GHz
InputLVDS, LVCMOS, LVPECL
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]105 ░C
Operating Temperature [Min]-40 C
OutputLVCMOS, LVPECL, LVDS
Package / Case36-WFQFN Exposed Pad
Ratio - Input:Output [custom]1:3
Supplier Device Package36-QFN (4x7)
TypeFanout Buffer (Distribution), Divider
Voltage - Supply [Max]3.45 V
Voltage - Supply [Min]3.15 V
PartTypeFrequency - Max [Max]Supplier Device PackageMounting TypeOutputOperating Temperature [Min]Operating Temperature [Max]Voltage - Supply [Min]Voltage - Supply [Max]Ratio - Input:Output [custom]Number of CircuitsPackage / CaseDifferential - Input:OutputInput
36-QFN
Analog Devices Inc./Maxim Integrated
Fanout Buffer (Distribution)
Divider
1.4 GHz
36-QFN (4x7)
Surface Mount
LVCMOS
LVDS
LVPECL
-40 C
105 ░C
3.15 V
3.45 V
1:3
1
36-WFQFN Exposed Pad
LVCMOS
LVDS
LVPECL
36-WFQFN Exposed Pad
Analog Devices Inc./Maxim Integrated
Fanout Buffer (Distribution)
Divider
1.4 GHz
36-QFN (4x7)
Surface Mount
LVCMOS
LVDS
-40 C
105 ░C
3.15 V
3.45 V
1:3
1
36-WFQFN Exposed Pad
LVCMOS
LVDS
LVPECL
36-QFN
Analog Devices Inc./Maxim Integrated
Fanout Buffer (Distribution)
Divider
1.4 GHz
36-QFN (4x7)
Surface Mount
LVCMOS
LVDS
LVPECL
-40 C
105 ░C
3.15 V
3.45 V
1:3
1
36-WFQFN Exposed Pad
LVCMOS
LVDS
LVPECL
ANALOG DEVICES LTC6954IUFF-1#PBF
Analog Devices Inc./Maxim Integrated
Fanout Buffer (Distribution)
Divider
1.8 GHz
36-QFN (4x7)
Surface Mount
LVPECL
-40 C
105 ░C
3.15 V
3.45 V
1:3
1
36-WFQFN Exposed Pad
LVCMOS
LVDS
LVPECL
36-QFN
Analog Devices Inc./Maxim Integrated
Fanout Buffer (Distribution)
Divider
1.4 GHz
36-QFN (4x7)
Surface Mount
LVCMOS
LVDS
LVPECL
-40 C
105 ░C
3.15 V
3.45 V
1:3
1
36-WFQFN Exposed Pad
LVCMOS
LVDS
LVPECL
36-QFN
Analog Devices Inc./Maxim Integrated
Fanout Buffer (Distribution)
Divider
1.8 GHz
36-QFN (4x7)
Surface Mount
LVPECL
-40 C
105 ░C
3.15 V
3.45 V
1:3
1
36-WFQFN Exposed Pad
LVCMOS
LVDS
LVPECL
36-QFN
Analog Devices Inc./Maxim Integrated
Fanout Buffer (Distribution)
Divider
1.8 GHz
36-QFN (4x7)
Surface Mount
LVPECL
-40 C
105 ░C
3.15 V
3.45 V
1:3
1
36-WFQFN Exposed Pad
LVCMOS
LVDS
LVPECL
36-QFN
Analog Devices Inc./Maxim Integrated
Fanout Buffer (Distribution)
Divider
1.4 GHz
36-QFN (4x7)
Surface Mount
LVCMOS
LVDS
LVPECL
-40 C
105 ░C
3.15 V
3.45 V
1:3
1
36-WFQFN Exposed Pad
LVCMOS
LVDS
LVPECL
LTC6954IUFF-4#TRPBF
Analog Devices Inc./Maxim Integrated
Fanout Buffer (Distribution)
Divider
1.4 GHz
36-QFN (4x7)
Surface Mount
LVCMOS
LVDS
-40 C
105 ░C
3.15 V
3.45 V
1:3
1
36-WFQFN Exposed Pad
LVCMOS
LVDS
LVPECL
36-QFN
Analog Devices Inc./Maxim Integrated
Fanout Buffer (Distribution)
Divider
1.4 GHz
36-QFN (4x7)
Surface Mount
LVCMOS
LVDS
LVPECL
-40 C
105 ░C
3.15 V
3.45 V
1:3
1
36-WFQFN Exposed Pad
LVCMOS
LVDS
LVPECL

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$Updated
DigikeyN/A 0$ 0.001m+
Tube 52$ 13.421m+

Description

General part information

LTC6954 Series

The LTC6954 is a family of very low phase noise clock distribution parts. Each part has three outputs and each output has an individually programmable frequency divider and delay. There are four members of the family, differing in their output logic signal type:LTC6954-1: Three LVPECL outputsLTC6954-2: Two LVPECL and one LVDS/CMOS outputsLTC6954-3: One LVPECL and two LVDS/CMOS outputsLTC6954-4: Three LVDS/CMOS outputsEach output is individually programmable to divide the input frequency by any integer from 1 to 63, and to delay each output by 0 to 63 input clock cycles. The output duty cycle is always 50%, regardless of the divide number. The LVDS/CMOS outputs are jumper selectable via the OUTxSEL pins to provide either an LVDS logic output or a CMOS logic output.The LTC6954 also features Linear Technology’s EZSync system for perfect clock synchronization and alignment every time.All device settings are controlled through an SPI-compatible serial port.ApplicationsClocking High Speed, High Resolution ADCs, DACs and Data Acquisition SystemsLow Jitter Clock Distribution

Documents

Technical documentation and resources