Zenode.ai Logo
Beta
40 WQFN
Integrated Circuits (ICs)

TDP2004RNQR

Active
Texas Instruments

4-CHANNEL DISPLAYPORT 2.1 REDRIVER

Deep-Dive with AI

Search across all available documentation for this part.

40 WQFN
Integrated Circuits (ICs)

TDP2004RNQR

Active
Texas Instruments

4-CHANNEL DISPLAYPORT 2.1 REDRIVER

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationTDP2004RNQR
Capacitance - Input1.6 pF
Data Rate (Max)20 Gbps
Delay Time0.1 ns
InputDifferential
Mounting TypeSurface Mount
Number of Channels4
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
OutputDifferential
Package / Case40-WFQFN Exposed Pad
Signal ConditioningInput Equalization
Supplier Device Package40-WQFN (6x4)
TypeReDriver, Buffer
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 3000$ 4.33
Texas InstrumentsLARGE T&R 1$ 6.07
100$ 4.95
250$ 3.89
1000$ 3.30

Description

General part information

TDP2004 Series

The TDP2004 is a four-channel low-power high-performance linear repeater or redriver designed to support DisplayPort 2.1 up to 20Gbps.

The TDP2004 receivers deploy continuous time linear equalizers (CTLE) to provide a programmable high-frequency boost. The equalizer can open an input eye that is completely closed due to inter-symbol interference (ISI) induced by an interconnect medium, such as PCB traces. The CTLE receiver is followed by a linear output driver. The linear data-paths of TDP2004 preserve transmit preset signal characteristics. High bandwidth, low channel-to-channel cross-talk, low additive jitter and excellent return loss makes the device almost a passive element in the link, but with useful equalization. The DisplayPort link training is effective through the linear redriver that becomes part of the passive channel in between source Tx and sink Rx. This transparency in the link training protocol results in optimum electrical link and lowest possible latency. The data-path of the device uses an internally regulated power rail that provides high immunity to any supply noise on the board.

The device also has low AC and DC gain variation providing consistent equalization in high volume platform deployment.