
DS1250Y-70+
ActiveIC NVSRAM 4MBIT PARALLEL 32EDIP
Deep-Dive with AI
Search across all available documentation for this part.

DS1250Y-70+
ActiveIC NVSRAM 4MBIT PARALLEL 32EDIP
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | DS1250Y-70+ |
|---|---|
| Access Time | 70 ns |
| Memory Format | NVSRAM |
| Memory Interface | Parallel |
| Memory Organization | 512 K |
| Memory Size | 512 kB |
| Memory Type | Non-Volatile |
| Mounting Type | Through Hole |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Package / Case | 32-DIP Module |
| Package / Case | 15.24 mm |
| Package / Case | 0.6 in |
| Supplier Device Package | 32-EDIP |
| Technology | NVSRAM (Non-Volatile SRAM) |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 4.5 V |
| Write Cycle Time - Word, Page | 70 ns |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | Updated |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 160.74 | <4d |
| 11 | $ 147.51 | |||
| 33 | $ 141.64 | |||
| 55 | $ 138.97 | |||
Description
General part information
DS1250Y Series
The DS1250 4096k Nonvolatile SRAMs are 4,194,304-bit, fully static, nonvolatile SRAMs organized as 524,288 words by 8 bits. Each complete NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors VCCfor an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. DIP-package DS1250 devices can be used in place of existing 512k x 8 static RAMs directly conforming to the popular byte-wide 32-pin DIP standard. DS1250 devices in the PowerCap Module package are directly surface mountable and are normally paired with a DS9034PC PowerCap to form a complete Nonvolatile SRAM module. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.
Documents
Technical documentation and resources