Zenode.ai Logo
Beta
74HCT174D-Q100J
Integrated Circuits (ICs)

74HCT174D-Q100J

Active
Nexperia USA Inc.

HEX D-TYPE FLIP-FLOP WITH RESET; POSITIVE-EDGE TRIGGER

Deep-Dive with AI

Search across all available documentation for this part.

74HCT174D-Q100J
Integrated Circuits (ICs)

74HCT174D-Q100J

Active
Nexperia USA Inc.

HEX D-TYPE FLIP-FLOP WITH RESET; POSITIVE-EDGE TRIGGER

Technical Specifications

Parameters and characteristics for this part

Specification74HCT174D-Q100J
Clock Frequency [custom]69 MHz
Current - Output High, Low [custom]5.2 mA
Current - Output High, Low [custom]4 mA
Current - Quiescent (Iq)8 ÁA
GradeAutomotive
Input Capacitance3.5 pF
Max Propagation Delay @ V, Max CL35 ns
Mounting TypeSurface Mount
Number of Bits per Element [custom]6
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output TypeNon-Inverted
Package / Case16-SOIC
Package / Case0.154 in, 3.9 mm
QualificationAEC-Q100
Supplier Device Package16-SO
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyN/A 0$ 0.30

Description

General part information

74HCT174D-Q100 Series

The 74HC174-Q100; 74HCT174-Q100 are hex positive edge-triggered D-type flip-flops with individual data inputs (Dn) and outputs (Qn). The common clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition is stored in the flip-flop and appears at the Q output. A LOW onMRcauses the flip-flops and outputs to be reset LOW. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.