Zenode.ai Logo
Beta
MAX9173EUE+T
Integrated Circuits (ICs)

MAX9173EUE+T

Unknown
Analog Devices Inc./Maxim Integrated

QUAD LVDS LINE RECEIVER WITH FLOW-THROUGH PINOUT AND "IN-PATH" FAIL-SAFE

Deep-Dive with AI

Search across all available documentation for this part.

MAX9173EUE+T
Integrated Circuits (ICs)

MAX9173EUE+T

Unknown
Analog Devices Inc./Maxim Integrated

QUAD LVDS LINE RECEIVER WITH FLOW-THROUGH PINOUT AND "IN-PATH" FAIL-SAFE

Technical Specifications

Parameters and characteristics for this part

SpecificationMAX9173EUE+T
Data Rate500 Mbps
Mounting TypeSurface Mount
Number of Drivers/Receivers [custom]4
Number of Drivers/Receivers [custom]0
Operating Temperature [Max]85 C
Operating Temperature [Min]-40 ¯C
Package / Case16-TSSOP
Package / Case [y]4.4 mm
Package / Case [y]0.173 in
ProtocolLVDS
Supplier Device Package16-TSSOP
TypeReceiver
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyN/A 0$ 0.00

Description

General part information

MAX9173 Series

The MAX9173 quad low-voltage differential signaling (LVDS) line receiver is ideal for applications requiring high data rates, low power, and low noise. The MAX9173 is guaranteed to receive data at speeds up to 500Mbps (250MHz) over controlled-impedance media of approximately 100Ω. The transmission media can be printed circuit (PC) board traces or cables.The MAX9173 accepts four LVDS differential inputs and translates them to LVCMOS/LVTTL outputs. The MAX9173 inputs are high impedance and require an external termination resistor when used in a point-to-point connection.The device supports a wide common-mode input range of 0.05V to VCC- 0.05V, allowing for ground potential differences and common-mode noise between the driver and the receiver. A fail-safe feature sets the output high when the inputs are open, or when the inputs are undriven and shorted or undriven and parallel terminated. The EN and EN-bar inputs control the high-impedance outputs. The enables are common to all four receivers. Inputs conform to the ANSI TIA/EIA-644 LVDS standard. The flow-through pinout simplifies board layout and reduces crosstalk by separating the LVDS inputs and LVCMOS/LVTTL outputs. The MAX9173 operates from a single 3.3V supply, and is specified for operation from -40°C to +85°C. Refer to the MAX9121/MAX9122 data sheet for lower jitter quad LVDS receivers with parallel fail-safe. Refer to the MAX9123 data sheet for a quad LVDS line driver with flow-through pinout.The device is available in 16-pin TSSOP, SO, and space-saving thin QFN packages.ApplicationsBackplane InterconnectCell Phone Base StationsClock DistributionDigital CopiersLaser PrintersLCD DisplaysNetwork Routers and SwitchesTelecom Switching Equipment