Part	Package Length	Package Name	Package Width	Mounting Type	Number of D/A Converters	Output Type	Package / Case	INL (Max) (LSB)	DNL (Max) (LSB)	Architecture	Voltage - Supply, Digital (Min)	Voltage - Supply, Digital (Max)	Settling Time	Number of Bits	Operating Temperature (Max)	Operating Temperature (Min)	Voltage - Supply, Analog (Min)	Voltage - Supply, Analog (Max)	Reference Type	Differential Output	Data Interface
Analog Devices Inc./Maxim Integrated AD7545ATQ	0.3 in	20-CDIP 20-CERDIP	7.62 mm	Through Hole
Analog Devices Inc./Maxim Integrated AD7545AKPZ-REEL	9 mm	20-PLCC	9 mm	Surface Mount	1 count	Current - Unbuffered	20-LCC (J-Lead)	0.5 LSB	1 LSB	R-2R	5 V	15 V	1 µs	12 bits	70 °C	0 °C	5 V	15 V	External	No	Parallel
Analog Devices Inc./Maxim Integrated AD7545AKRZ-REEL	0.295 in	20-SOIC	7.5 mm	Surface Mount	1 count	Current - Unbuffered		0.5 LSB	1 LSB	R-2R	5 V	15 V	1 µs	12 bits	70 °C	0 °C	5 V	15 V	External	No	Parallel
Analog Devices Inc./Maxim Integrated AD7545AKP	9 mm	20-PLCC	9 mm	Surface Mount			20-LCC (J-Lead)
Analog Devices Inc./Maxim Integrated AD7545ALP-REEL	9 mm	20-PLCC	9 mm	Surface Mount			20-LCC (J-Lead)
Analog Devices Inc./Maxim Integrated AD7545AKPZ	9 mm	20-PLCC	9 mm	Surface Mount	1 count	Current - Unbuffered	20-LCC (J-Lead)	0.5 LSB	1 LSB	R-2R	5 V	15 V	1 µs	12 bits	70 °C	0 °C	5 V	15 V	External	No	Parallel
Analog Devices Inc./Maxim Integrated AD7545AKR	0.295 in	20-SOIC	7.5 mm	Surface Mount

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$	Updated

Digikey	Bulk	39	$ 7.78	1m+

CAD

3D models and CAD resources for this part

Description

General part information

AD7545A Series

The AD7545A, a 12-bit CMOS multiplying DAC with internal data latches, is an improved version of the industry standard AD7545. This new design features a WR pulse width of 100 ns which allows interfacing to a much wider range of fast 8-bit and 16-bit microprocessors. It is loaded by a single 12-bit-wide word under the control of the CS and WR inputs; tying these control inputs low makes the input latches transparent allowing unbuffered operation of the DAC.

Documents

Technical documentation and resources