
SN74ALS564BN
ActiveFLIP FLOP D-TYPE BUS INTERFACE POS-EDGE 3-ST 1-ELEMENT 20-PIN PDIP TUBE
Deep-Dive with AI
Search across all available documentation for this part.

SN74ALS564BN
ActiveFLIP FLOP D-TYPE BUS INTERFACE POS-EDGE 3-ST 1-ELEMENT 20-PIN PDIP TUBE
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74ALS564BN |
|---|---|
| Clock Frequency | 30 MHz |
| Current - Output High, Low [custom] | 24 mA |
| Current - Output High, Low [custom] | 2.6 mA |
| Current - Quiescent (Iq) | 18 mA |
| Function | Standard |
| Max Propagation Delay @ V, Max CL | 14 ns |
| Mounting Type | Through Hole |
| Number of Bits per Element | 8 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Output Type | Tri-State, Inverted |
| Package / Case | 20-DIP |
| Package / Case | 7.62 mm |
| Package / Case | 0.3 in |
| Supplier Device Package | 20-PDIP |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Description
General part information
SN74ALS564B Series
These octal D-type edge-triggered flip-flops feature inverting 3-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The eight flip-flops enter data on the low-to-high transition of the clock (CLK) input.
The output-enable () input does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
Documents
Technical documentation and resources
No documents available