Zenode.ai Logo
Beta
SOIC (DW)
Integrated Circuits (ICs)

SN74AS574DWR

Active
Texas Instruments

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

SOIC (DW)
Integrated Circuits (ICs)

SN74AS574DWR

Active
Texas Instruments

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AS574DWR
Clock Frequency90 MHz
Current - Output High, Low [custom]15 mA
Current - Output High, Low [custom]48 mA
Current - Quiescent (Iq)116 mA
FunctionStandard
Max Propagation Delay @ V, Max CL9 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Output TypeTri-State, Non-Inverted
Package / Case20-SOIC
Package / Case [y]0.295 in
Package / Case [y]7.5 mm
Supplier Device Package20-SOIC
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 3.93
10$ 3.53
25$ 3.33
100$ 2.89
250$ 2.74
500$ 2.46
1000$ 2.07
Digi-Reel® 1$ 3.93
10$ 3.53
25$ 3.33
100$ 2.89
250$ 2.74
500$ 2.46
1000$ 2.07
Tape & Reel (TR) 2000$ 1.83
Texas InstrumentsLARGE T&R 1$ 3.26
100$ 2.86
250$ 2.00
1000$ 1.61

Description

General part information

SN74AS574 Series

These octal D-type edge-triggered flip-flops feature 3-state outputs designed specifically for bus driving. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops enter data on the low-to-high transition of the clock (CLK) input. The SN74ALS575A, SN54AS575, and SN74AS575 may be synchronously cleared by taking the clear () input low.

The output-enable () input does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.