Zenode.ai Logo
Beta
8-TSSOP 8-MSOP
Integrated Circuits (ICs)

MC100EP33DTG

Active
ON Semiconductor

MULTIPLIER/DIVIDER, DIVIDE BY 4, 2 INPUT, 4 GHZ, 3 V TO 5.5 V, 8 PINS, TSSOP

Deep-Dive with AI

Search across all available documentation for this part.

8-TSSOP 8-MSOP
Integrated Circuits (ICs)

MC100EP33DTG

Active
ON Semiconductor

MULTIPLIER/DIVIDER, DIVIDE BY 4, 2 INPUT, 4 GHZ, 3 V TO 5.5 V, 8 PINS, TSSOP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationMC100EP33DTG
Count Rate4 GHz
Logic TypeDivide-by-4
Mounting TypeSurface Mount
Number of Bits per Element2
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case8-MSOP, 8-TSSOP
Package / Case3 mm
Package / Case [custom]0.118 in
ResetAsynchronous
Supplier Device Package8-TSSOP
Trigger TypeNegative, Positive
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 10.79
10$ 9.91
25$ 9.50
100$ 7.96
300$ 7.45
500$ 6.94
1000$ 6.58
NewarkEach 100$ 6.87
300$ 6.74
500$ 6.61

Description

General part information

MC100EP33 Series

The MC10/100EP33 is an integrated divide by 4 divider. The differential clock inputs.The VBBpin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBBas a switching reference voltage.VBBmay also rebias AC coupled inputs. When used, decouple VBBand VCCvia a 0.01 uF capacitor and limit current sourcing or sinking to 0.5mA. When not used, VBBshould be left open.The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flops will attain a random state; the reset allows for the synchronization of multiple EP33's in a system.The 100 Series contains temperature compensation.

Documents

Technical documentation and resources