
MC100EP33DTG
ActiveMULTIPLIER/DIVIDER, DIVIDE BY 4, 2 INPUT, 4 GHZ, 3 V TO 5.5 V, 8 PINS, TSSOP
Deep-Dive with AI
Search across all available documentation for this part.

MC100EP33DTG
ActiveMULTIPLIER/DIVIDER, DIVIDE BY 4, 2 INPUT, 4 GHZ, 3 V TO 5.5 V, 8 PINS, TSSOP
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | MC100EP33DTG |
|---|---|
| Count Rate | 4 GHz |
| Logic Type | Divide-by-4 |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 2 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 8-MSOP, 8-TSSOP |
| Package / Case | 3 mm |
| Package / Case [custom] | 0.118 in |
| Reset | Asynchronous |
| Supplier Device Package | 8-TSSOP |
| Trigger Type | Negative, Positive |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Description
General part information
MC100EP33 Series
The MC10/100EP33 is an integrated divide by 4 divider. The differential clock inputs.The VBBpin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBBas a switching reference voltage.VBBmay also rebias AC coupled inputs. When used, decouple VBBand VCCvia a 0.01 uF capacitor and limit current sourcing or sinking to 0.5mA. When not used, VBBshould be left open.The reset pin is asynchronous and is asserted on the rising edge. Upon power-up, the internal flip-flops will attain a random state; the reset allows for the synchronization of multiple EP33's in a system.The 100 Series contains temperature compensation.
Documents
Technical documentation and resources