
DS38EP100SD/NOPB
Active1 TO 5-GBPS, POWER-SAVER EQUALIZER FOR BACKPLANES AND CABLES
Deep-Dive with AI
Search across all available documentation for this part.

DS38EP100SD/NOPB
Active1 TO 5-GBPS, POWER-SAVER EQUALIZER FOR BACKPLANES AND CABLES
Technical Specifications
Parameters and characteristics for this part
| Specification | DS38EP100SD/NOPB |
|---|---|
| Applications | Displays |
| Interface | Coax Cable, Female Connector |
| Mounting Type | Surface Mount |
| Supplier Device Package | 6-WSON (2.2x2.5) |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 1000 | $ 1.16 | |
| 2000 | $ 1.08 | |||
| 5000 | $ 1.04 | |||
| 10000 | $ 1.00 | |||
| Texas Instruments | SMALL T&R | 1 | $ 1.77 | |
| 100 | $ 1.47 | |||
| 250 | $ 1.05 | |||
| 1000 | $ 0.79 | |||
Description
General part information
DS38EP100 Series
TI’s Power-saver equalizer compensates for transmission medium losses and minimizes medium-induced deterministic jitter. Performance is ensured over the full range of 1 to 5 Gbps. The DS38EP100 requires no power to operate. The equalizer operates anywhere in the data path to minimize media-induced deterministic jitter in both FR4 and cable applications. Symmetric I/O structures support full duplex or half duplex applications. Linear compensation is provided independent of line coding or protocol. The device is ideal for both bi-level and multi-level signaling.
The equalizer is available in a 6 pin leadless WSON package with a space saving 2.2 mm X 2.5 mm footprint. This tiny package provides maximum flexibility in placement and routing of the Power-saver equalizer.
TI’s Power-saver equalizer compensates for transmission medium losses and minimizes medium-induced deterministic jitter. Performance is ensured over the full range of 1 to 5 Gbps. The DS38EP100 requires no power to operate. The equalizer operates anywhere in the data path to minimize media-induced deterministic jitter in both FR4 and cable applications. Symmetric I/O structures support full duplex or half duplex applications. Linear compensation is provided independent of line coding or protocol. The device is ideal for both bi-level and multi-level signaling.