74HC4020PW-Q100J
ActiveCOUNTER, BINARY RIPPLE, 74HC, 109 MHZ, MAX COUNT 16383, 2 V TO 6 V, 16 PINS, TSSOP
Deep-Dive with AI
Search across all available documentation for this part.
74HC4020PW-Q100J
ActiveCOUNTER, BINARY RIPPLE, 74HC, 109 MHZ, MAX COUNT 16383, 2 V TO 6 V, 16 PINS, TSSOP
Technical Specifications
Parameters and characteristics for this part
| Specification | 74HC4020PW-Q100J |
|---|---|
| Count Rate | 109 MHz |
| Direction | Up |
| Grade | Automotive |
| Logic Type | Binary Counter |
| Mounting Type | Surface Mount |
| Number of Bits per Element [custom] | 14 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 C |
| Package / Case | 16-TSSOP |
| Package / Case [y] | 4.4 mm |
| Package / Case [y] | 0.173 in |
| Qualification | AEC-Q100 |
| Reset | Asynchronous |
| Supplier Device Package | 16-TSSOP |
| Trigger Type | Negative Edge |
| Voltage - Supply [Max] | 6 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | N/A | 0 | $ 0.28 | |
| 7500 | $ 0.28 | |||
Description
General part information
74HC4020PW-Q100 Series
The 74HC4020-Q100; 74HCT4020-Q100 is a 14-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and 12 buffered parallel outputs (Q0, and Q3 to Q13). The counter advances on the HIGH-to-LOW transition ofCP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state ofCP. Each counter stage is a static toggle flip-flop. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
Documents
Technical documentation and resources