Zenode.ai Logo
44-PLCC
Integrated Circuits (ICs)

AD75019JP

Obsolete
Analog Devices Inc./Maxim Integrated

IC CROSSPOINT SWIT 16X16 44PLCC

Deep-Dive with AI

Search across all available documentation for this part.

44-PLCC
Integrated Circuits (ICs)

AD75019JP

Obsolete
Analog Devices Inc./Maxim Integrated

IC CROSSPOINT SWIT 16X16 44PLCC

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationAD75019JP
-3db Bandwidth20 MHz
ApplicationsAnalog
Demultiplexer Outputs16
FeaturesSerial Interface
Mounting TypeSurface Mount
Multiplexer Inputs16
Number of Channels1
On-State Resistance (Max)300 Ohm
Operating Temperature (Max)85 °C
Operating Temperature (Min)-25 °C
Package / Case44-LCC (J-Lead)
Package Length16.59 mm
Package Name44-PLCC
Package Width16.59 mm
Voltage - Supply, Dual (V±)12 V
Voltage - Supply, Single (V+) (Maximum)25.2 V
Voltage - Supply, Single (V+) (Minimum)9 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$Updated

CAD

3D models and CAD resources for this part

Description

General part information

AD75019 Series

The AD75019 contains 256 analog switches in a 16 × 16 array. Any of the X or Y pins may serve as an input or output. Any or all of the X terminals may be programmed to connect to any or all of the Y terminals. The switches can accommodate signals with amplitudes up to the supply rails and have a typical on-resistance of 150 Ω.Data is loaded serially via the SIN input and clocked into an on-board 256-bit shift register via SCLK. When all the switch settings have been programmed, data is transferred into a set of 256 latches via PCLK. The serial shift register is dynamic, so there is a minimum clock rate of 20 kHz. The maximum clock rate of 5 MHz allows loading times as short as 52 μs. The switch control latches are static and will hold their data as long as power is applied.To extend the number of switches in the array, you may cascade multiple AD75019s. The SOUT output is the end of the shift register, and may be connected to the SIN input of the next AD75019.The AD75019 is fabricated in Analog Devices’ BiMOS II process. This epitaxial BiCMOS process features CMOS devices for low distortion switches and bipolar devices for ESD protection.

Documents

Technical documentation and resources