
Deep-Dive with AI
Search across all available documentation for this part.

Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN65LVDT100DGKRG4 |
|---|---|
| Capacitance - Input | 0.6 pF |
| Current - Supply | 25 mA |
| Data Rate (Max) | 2 Gbps |
| Delay Time | 470 ps |
| Mounting Type | Surface Mount |
| Number of Channels | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVDS |
| Package / Case | 8-MSOP, 8-TSSOP |
| Package / Case | 3 mm |
| Package / Case [custom] | 0.118 in |
| Type | ReDriver, Buffer |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 2500 | $ 2.72 | |
Description
General part information
SN65LVDT100 Series
The SN65LVDS100, SN65LVDT100, SN65LVDS101, and SN65LVDT101 are high-speed differential receivers and drivers connected as repeaters. The receiver accepts low-voltage differential signaling (LVDS), positive-emitter-coupled logic (PECL), or current-mode logic (CML) input signals at rates up to 2 Gbps and repeats it as either an LVDS or PECL output signal. The signal path through the device is differential for low radiated emissions and minimal added jitter.
The outputs of the SN65LVDS100 and SN65LVDT100 are LVDS levels as defined by TIA/EIA-644-A. The outputs of the SN65LVDS101 and SN65LVDT101 are compatible with 3.3-V PECL levels. Both drive differential transmission lines with nominally 100-Ω characteristic impedance.
The SN65LVDT100 and SN65LVDT101 include a 110-Ω differential line termination resistor for less board space, fewer components, and the shortest stub length possible. They do not include the VBBvoltage reference found in the SN65LVDS100 and SN65LVDS101. VBBprovides a voltage reference of typically 1.35 V below VCCfor use in receiving single-ended input signals and is particularly useful with single-ended 3.3-V PECL inputs. When VBBis not used, it should be unconnected or open.
Documents
Technical documentation and resources
No documents available