CD74HCT175E
ActiveHIGH SPEED CMOS LOGIC QUAD D-TYPE FLIP-FLOP WITH RESET
Deep-Dive with AI
Search across all available documentation for this part.
CD74HCT175E
ActiveHIGH SPEED CMOS LOGIC QUAD D-TYPE FLIP-FLOP WITH RESET
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CD74HCT175E |
|---|---|
| Clock Frequency | 25 MHz |
| Current - Output High, Low [custom] | 4 mA |
| Current - Output High, Low [custom] | 4 mA |
| Current - Quiescent (Iq) | 8 ÁA |
| Input Capacitance | 10 pF |
| Max Propagation Delay @ V, Max CL | 33 ns |
| Mounting Type | Through Hole |
| Number of Bits per Element | 4 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Output Type | Complementary |
| Package / Case | 0.3 in |
| Package / Case | 16-DIP |
| Package / Case | 7.62 mm |
| Supplier Device Package | 16-PDIP |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 0.66 | |
| 10 | $ 0.58 | |||
| 25 | $ 0.54 | |||
| 100 | $ 0.44 | |||
| 250 | $ 0.41 | |||
| 500 | $ 0.35 | |||
| 1000 | $ 0.28 | |||
| 2500 | $ 0.25 | |||
| 5000 | $ 0.24 | |||
| Texas Instruments | TUBE | 1 | $ 0.55 | |
| 100 | $ 0.37 | |||
| 250 | $ 0.29 | |||
| 1000 | $ 0.19 | |||
Description
General part information
CD74HCT175 Series
The ’HC175 and ’HCT175 are high speed Quad D-type Flip-Flops with individual D-inputs and Q, Q\ complementary outputs. The devices are fabricated using silicon gate CMOS technology. They have the low power consumption advantage of standard CMOS ICs and the ability to drive 10 LSTTL devices.
Information at the D input is transferred to the Q, Q\ outputs on the positive going edge of the clock pulse. All four Flip-Flops are controlled by a common clock (CP) and a common reset (MR\). Resetting is accomplished by a low voltage level independent of the clock. All four Q outputs are reset to a logic 0 and all four Q\ outputs to a logic 1.
The ’HC175 and ’HCT175 are high speed Quad D-type Flip-Flops with individual D-inputs and Q, Q\ complementary outputs. The devices are fabricated using silicon gate CMOS technology. They have the low power consumption advantage of standard CMOS ICs and the ability to drive 10 LSTTL devices.
Documents
Technical documentation and resources
