
MAX9388EUP+T
UnknownDIFFERENTIAL 5:1 OR 4:1 ECL/PECL MULTIPLEXERS WITH SINGLE/DUAL OUTPUT BUFFERS
Deep-Dive with AI
Search across all available documentation for this part.

MAX9388EUP+T
UnknownDIFFERENTIAL 5:1 OR 4:1 ECL/PECL MULTIPLEXERS WITH SINGLE/DUAL OUTPUT BUFFERS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | MAX9388EUP+T |
|---|---|
| Circuit | 1 x 4:1 |
| Independent Circuits | 1 |
| Mounting Type | Surface Mount |
| Operating Temperature [Max] | 85 C |
| Operating Temperature [Min] | -40 ¯C |
| Package / Case | 20-TSSOP |
| Package / Case [x] | 0.173 " |
| Package / Case [y] | 4.4 mm |
| Supplier Device Package | 20-TSSOP |
| Type | Multiplexer |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | ±2.375V |
| Voltage Supply Source | Dual Supply |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | N/A | 0 | $ 0.00 | |
Description
General part information
MAX9388 Series
The MAX9386/MAX9387/MAX9388 are fully differential, high-speed, low-jitter ECL/PECL multiplexers (muxes) with output buffer(s). The devices are designed for clock-and-data distribution applications, and feature extremely low propagation delays (318ps, typ) and output-to-output skews (3.9ps, typ). The MAX9386 is a 5:1 mux with a single output buffer. The MAX9387 is a 5:1 mux with dual output buffers, and is intended for use in redundant systems. The MAX9388 is a 4:1 mux with a single output buffer, and is pin compatible with the MC100EP57.Three single-ended select inputs, SEL0, SEL1, and SEL2, control the mux function on the MAX9386/MAX9387. The MAX9388 has two select inputs, SEL0 and SEL1. The mux select inputs are compatible with ECL/PECL logic, and are internally referenced to the on-chip output VBB, nominally VCC- 1.425V. The select inputs accept signals between VCCand VEE. Internal pulldowns to VEEensure a low-default condition if the select inputs are left open.The differential inputs D_, D_ -bar can be configured to accept a single-ended signal when the unused complementary input is connected to the on-chip reference output VBB. All the differential inputs have internal bias and clamping circuits that ensure low-default output states when the inputs are left open. The MAX9386/MAX9387/MAX9388 operate with a wide supply range |VCC- VEE| of 2.375V to 5.5V. The MAX9386/MAX9388 are offered in 20-pin TSSOP and QSOP packages. The MAX9387 is offered in 24-pin TSSOP and QSOP packages.ApplicationsCentral Office Backplane Clock DistributionDSLAM/DLCHigh-Speed Telecom and Datacom Applications
Documents
Technical documentation and resources