SN74S240N
ActiveBUFFER/LINE DRIVER 8-CH INVERTING 3-ST BIPOLAR 20-PIN PDIP TUBE
Deep-Dive with AI
Search across all available documentation for this part.
SN74S240N
ActiveBUFFER/LINE DRIVER 8-CH INVERTING 3-ST BIPOLAR 20-PIN PDIP TUBE
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74S240N |
|---|---|
| Current - Output High, Low [custom] | 64 mA |
| Current - Output High, Low [custom] | 15 mA |
| Logic Type | Inverting, Buffer |
| Mounting Type | Through Hole |
| Number of Bits per Element | 4 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Output Type | 3-State |
| Package / Case | 20-DIP |
| Package / Case | 7.62 mm |
| Package / Case | 0.3 in |
| Supplier Device Package | 20-PDIP |
| Voltage - Supply [Max] | 5.25 V |
| Voltage - Supply [Min] | 4.75 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 6.42 | |
| 20 | $ 5.77 | |||
| 40 | $ 5.45 | |||
| 100 | $ 4.72 | |||
| 260 | $ 4.48 | |||
| 500 | $ 4.02 | |||
| 1000 | $ 3.39 | |||
| 2500 | $ 3.22 | |||
| Texas Instruments | TUBE | 1 | $ 5.08 | |
| 100 | $ 4.14 | |||
| 250 | $ 3.25 | |||
| 1000 | $ 2.76 | |||
Description
General part information
SN74S240 Series
The SNx4LS24x, SNx4S24x octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and non-inverting outputs, symmetrical, active-low output-control (G) inputs, and complementary output-control (G andG) inputs. These devices feature high fan-out, improved fan-in, and 400-mV noise margin. The SN74LS24x and SN74S24x devices can be used to drive terminated lines down to 133 Ω.
The SNx4LS24x, SNx4S24x octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and non-inverting outputs, symmetrical, active-low output-control (G) inputs, and complementary output-control (G andG) inputs. These devices feature high fan-out, improved fan-in, and 400-mV noise margin. The SN74LS24x and SN74S24x devices can be used to drive terminated lines down to 133 Ω.
Documents
Technical documentation and resources
