
SN74CB3Q3384APWG4
UnknownBUS SWITCH 2-ELEMENT CMOS 10-IN 24-PIN TSSOP TUBE
Deep-Dive with AI
Search across all available documentation for this part.

SN74CB3Q3384APWG4
UnknownBUS SWITCH 2-ELEMENT CMOS 10-IN 24-PIN TSSOP TUBE
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74CB3Q3384APWG4 |
|---|---|
| Circuit [custom] | 1:1 |
| Circuit [custom] | 5 |
| Independent Circuits | 2 |
| Mounting Type | Surface Mount |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 24-TSSOP |
| Package / Case | 0.173 in, 4.4 mm |
| Supplier Device Package | 24-TSSOP |
| Type | Bus Switch |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 2.3 V |
| Voltage Supply Source | Single Supply |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 600 | $ 0.85 | |
Description
General part information
SN74CB3Q3384A Series
The SN74CB3Q3384A is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3384A provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.
The SN74CB3Q3384A is organized as two 5-bit bus switches with separate output-enable (1OE\, 2OE\) inputs. It can be used as two 5-bit bus switches, or as one 10-bit bus switch. When OE\ is low, the associated 5-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE\ is high, the associated 5-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.
This device is fully specified for partial-power-down applications using Ioff. The Ioffcircuitry prevents damaging current backflow through the device when it is powered down.
Documents
Technical documentation and resources
No documents available