Integrated Circuits (ICs)

74AUP2G132DC,125

Active

LOGIC IC, NAND GATE, DUAL, 2 INPUTS, 8 PINS, VSSOP, 74AUP2G132

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsPicoGate Logic footprints plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body +8

Integrated Circuits (ICs)

74AUP2G132DC,125

Active

Nexperia USA Inc.

LOGIC IC, NAND GATE, DUAL, 2 INPUTS, 8 PINS, VSSOP, 74AUP2G132

Deep-Dive with AI

DocumentsPicoGate Logic footprints plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body +8

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	74AUP2G132DC,125

Current - Output High, Low [custom]	4 mA
Current - Output High, Low [custom]	4 mA
Current - Quiescent (Max) [Max]	500 nA
Features	Schmitt Trigger
Input Logic Level - High [Max]	2.29 V
Input Logic Level - High [Min]	0.6 V
Input Logic Level - Low [Max]	0.88 V
Input Logic Level - Low [Min]	0.1 V
Logic Type	NAND Gate
Max Propagation Delay @ V, Max CL	7.8 ns
Mounting Type	Surface Mount
Number of Circuits	2
Number of Inputs	2
Operating Temperature [Max]	125 °C
Operating Temperature [Min]	-40 C
Package / Case	8-VFSOP
Package / Case [custom]	2.3 mm
Package / Case [custom]	0.091 "
Supplier Device Package	8-VSSOP
Voltage - Supply [Max]	3.6 V
Voltage - Supply [Min]	0.8 V

74AUP2G132DC Series

Low-power dual 2-input NAND Schmitt trigger

Part	Number of Circuits	Operating Temperature [Max]	Operating Temperature [Min]	Package / Case	Package / Case [custom]	Package / Case [custom]	Input Logic Level - High [Max]	Input Logic Level - High [Min]	Voltage - Supply [Min]	Voltage - Supply [Max]	Number of Inputs	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Supplier Device Package	Logic Type	Max Propagation Delay @ V, Max CL	Current - Quiescent (Max) [Max]	Mounting Type	Features	Input Logic Level - Low [Min]	Input Logic Level - Low [Max]
Nexperia USA Inc. 74AUP2G132DC,125	2	125 °C	-40 C	8-VFSOP	2.3 mm	0.091 "	2.29 V	0.6 V	0.8 V	3.6 V	2	4 mA	4 mA	8-VSSOP	NAND Gate	7.8 ns	500 nA	Surface Mount	Schmitt Trigger	0.1 V	0.88 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	N/A	0	$ 0.43

Description

General part information

74AUP2G132DC Series

The 74AUP2G132 is a dual 2-input NAND gate with Schmitt-trigger inputs. This device ensures very low static and dynamic power consumption across the entire VCCrange from 0.8 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFFcircuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Documents

Technical documentation and resources

PicoGate Logic footprints

Application note

plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body

Marcom graphics

Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904

Leaflet

plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body

Package information

74AUP2G132DC,125

Deep-Dive with AI

74AUP2G132DC,125

Deep-Dive with AI

Technical Specifications

74AUP2G132DC Series

Pricing

Description

74AUP2G132DC Series

Documents

PicoGate Logic footprints

plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body

Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904

plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body

Nexperia package poster

74AUP2G132DC Nexperia Product Reliability

Low-power dual 2-input NAND Schmitt trigger

Pin FMEA for AUP family

PicoGate leaded logic portfolio guide

VSSOP8; Reel pack for SMD, 7''; Q3/T4 product orientation

74AUP2G132DC Series