
ADP3650JCPZ-RL
ActiveDUAL, BOOTSTRAPPED, 12 V MOSFET DRIVER WITH OUTPUT DISABLE
Deep-Dive with AI
Search across all available documentation for this part.

ADP3650JCPZ-RL
ActiveDUAL, BOOTSTRAPPED, 12 V MOSFET DRIVER WITH OUTPUT DISABLE
Technical Specifications
Parameters and characteristics for this part
| Specification | ADP3650JCPZ-RL |
|---|---|
| Channel Type | Synchronous |
| Driven Configuration | Half-Bridge |
| Fall Time (Typ) | 16 ns |
| Gate Channel | N-Channel |
| Gate Type | MOSFET |
| Input Type | Non-Inverting |
| Logic Voltage - VIH | 2 V |
| Logic Voltage - VIL | 0.8 V |
| Mounting Type | Surface Mount |
| Number of Drivers | 2 |
| Operating Temperature (Max) | 150 °C |
| Operating Temperature (Min) | 0 °C |
| Package / Case | 8-VFDFN Exposed Pad, CSP |
| Package Length | 3 mm |
| Package Name | 8-LFCSP-VD |
| Package Width | 3 mm |
| Rise Time (Typ) | 20 ns |
| Voltage - Supply (Maximum) | 13.2 V |
| Voltage - Supply (Minimum) | 4.15 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
CAD
3D models and CAD resources for this part
Description
General part information
ADP3650 Series
The ADP3650 is a dual, high voltage MOSFET driver optimized for driving two N-channel MOSFETs, the two switches in a nonisolated synchronous buck power converter. Each driver is capable of driving a 3000 pF load with a 45 ns propagation delay and a 25 ns transition time. One of the drivers can be bootstrapped and is designed to handle the high voltage slew rate associated with floating high-side gate drivers. The ADP3650 includes overlapping drive protection to prevent shoot-through current in the external MOSFETs.TheODpin shuts off both the high-side and the low-side MOSFETs to prevent rapid output capacitor discharge during system shutdown.The ADP3650 is specified over the temperature range of −40°C to +85°C and is available in 8-lead SOIC_N and 8-lead LFCSP packages.ApplicationsTelecom and datacom networkingIndustrial and medical systemsPoint of load conversion: memory, DSP, FPGA, ASIC
Documents
Technical documentation and resources