74SSTV16859DGGRG4

Unknown

IC REG BUFFER 13-26BIT 64-TSSOP

Search across all available documentation for this part.

Integrated Circuits (ICs)

Unknown

IC REG BUFFER 13-26BIT 64-TSSOP

Technical Specifications

Parameters and characteristics for this part

Specification	74SSTV16859DGGRG4

Logic Type	Registered Buffer with SSTL_2 Compatible I/O for DDR
Mounting Type	Surface Mount
Number of Bits [custom]	26, 13
Operating Temperature [Max]	70 °C
Operating Temperature [Min]	0 °C
Package / Case	6.1 mm
Package / Case	64-TFSOP
Package / Case [x]	0.24 in
Supplier Device Package	64-TSSOP
Supply Voltage [Max]	2.7 V
Supply Voltage [Min]	2.3 V

200-MHz, 13-bit to 26-bit registered buffer with SSTL_2 inputs and outputs

Part	Operating Temperature [Max]	Supplier Device Package	Package / Case	Mounting Type	Supply Voltage [Min]	Supply Voltage [Max]	Logic Type	Number of Bits [custom]	Package / Case [x]	Package / Case
Texas Instruments SN74SSTV16859RGQ8	70 °C	56-VQFN (8x8)	56-VFQFN Exposed Pad	Surface Mount	2.3 V	2.7 V	Registered Buffer with SSTL_2 Compatible I/O for DDR	13 26
Texas Instruments SN74SSTV16859DGG	70 °C	64-TSSOP	64-TFSOP	Surface Mount	2.3 V	2.7 V	Registered Buffer with SSTL_2 Compatible I/O for DDR	13 26	0.24 in	6.1 mm
Texas Instruments 74SSTV16859DGGRG4	70 °C	64-TSSOP	64-TFSOP	Surface Mount	2.3 V	2.7 V	Registered Buffer with SSTL_2 Compatible I/O for DDR	13 26	0.24 in	6.1 mm
Texas Instruments SN74SSTV16859RGQR	70 °C	56-VQFN (8x8)	56-VFQFN Exposed Pad	Surface Mount	2.3 V	2.7 V	Registered Buffer with SSTL_2 Compatible I/O for DDR	13 26

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Tape & Reel (TR)	2000	$ 4.18

General part information

This 13-bit to 26-bit registered buffer is designed for 2.3-V to 2.7-V VCCoperation.

All inputs are SSTL_2, except the LVCMOS reset (RESET)\ input. All outputs are SSTL_2, Class II compatible.

The SN74SSTV16859 operates from a differential clock (CLK and CLK\). Data are registered at the crossing of CLK going high and CLK\ going low.

Technical documentation and resources