Zenode.ai Logo
100-LQFP
Integrated Circuits (ICs)

AD5383BSTZ-3

Obsolete
Analog Devices Inc./Maxim Integrated

IC DAC 12BIT V-OUT 100LQFP

Deep-Dive with AI

Search across all available documentation for this part.

100-LQFP
Integrated Circuits (ICs)

AD5383BSTZ-3

Obsolete
Analog Devices Inc./Maxim Integrated

IC DAC 12BIT V-OUT 100LQFP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationAD5383BSTZ-3
ArchitectureString DAC
Data InterfaceSPI, I2C, DSP, Parallel
Differential OutputNo
DNL (Max) (LSB)1 LSB
INL (Max) (LSB)1 LSB
Mounting TypeSurface Mount
Number of Bits12 bits
Number of D/A Converters32 count
Operating Temperature (Max)85 °C
Operating Temperature (Min)-40 °C
Output TypeVoltage - Buffered
Package / Case100-LQFP
Package Length14 mm
Package Name100-LQFP
Package Width14 mm
Reference TypeExternal, Internal
Settling Time8 µs
Voltage - Supply, Analog (Max)3.6 V
Voltage - Supply, Analog (Min)2.7 V
Voltage - Supply, Digital (Max)5.5 V
Voltage - Supply, Digital (Min)2.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$Updated

CAD

3D models and CAD resources for this part

Description

General part information

AD5383 Series

The AD5383 is a complete, single-supply, 32-channel, 12-bitdenseDAC®available in a 100-lead LQFP package. All 32 channels have an on-chip output amplifier with rail-to-rail operation. The AD5383 includes a programmable internal 1.25 V/2.5 V, 10 ppm/°C reference; an on-chip channel monitor function that multiplexes the analog outputs to a common MON_OUT pin for external monitoring; and an output amplifier boost mode that allows optimization of the amplifier slew rate. The AD5383 features:Double-buffered parallel interface with a 20 nsWRpulse width.SPI-/QSPI-/MICROWIRE-/DSP-compatible serial interface with interface speeds in excess of 30 MHzI2C-compatible interface that supports a 400 kHz data transfer rate.An input register followed by a DAC register provides double buffering, allowing the DAC outputs to be updated independently or simultaneously using theLDACinput.Each channel has a programmable gain and offset adjust register that allows the user to fully calibrate any DAC channel. With boost off, power consumption is typically 0.25 mA/channel.APPLICATIONSVariable optical attenuators (VOA)Level setting (ATE)Optical microelectro-mechanical systems (MEMS)Control systemsInstrumentation

Documents

Technical documentation and resources