74AHC273BQ,115
ActiveFLIP FLOPS OCTAL D-TYPE FLIP-FLOP WITH RESET; POSITIVE-EDGE TRIGGER
Deep-Dive with AI
Search across all available documentation for this part.
74AHC273BQ,115
ActiveFLIP FLOPS OCTAL D-TYPE FLIP-FLOP WITH RESET; POSITIVE-EDGE TRIGGER
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | 74AHC273BQ,115 |
|---|---|
| Clock Frequency | 110 MHz |
| Current - Output High, Low [custom] | 8 mA |
| Current - Output High, Low [custom] | 8 mA |
| Current - Quiescent (Iq) | 4 çA |
| Input Capacitance | 3 pF |
| Max Propagation Delay @ V, Max CL | 11 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element [custom] | 8 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Non-Inverted |
| Package / Case | 20-VFQFN Exposed Pad |
| Supplier Device Package | 20-DHVQFN |
| Supplier Device Package [x] | 4.5 |
| Supplier Device Package [y] | 2.5 |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Description
General part information
74AHC273BQ Series
The 74AHC273; 74AHCT273 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of their corresponding D inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A LOW onMRforces the outputs LOW independently of clock and data inputs. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments.
Documents
Technical documentation and resources