Zenode.ai Logo
Beta
TSSOP (PW)
Integrated Circuits (ICs)

SN74LVC2952APWR

Active
Texas Instruments

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

TSSOP (PW)
Integrated Circuits (ICs)

SN74LVC2952APWR

Active
Texas Instruments

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LVC2952APWR
Current - Output High, Low24 mA
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output Type3-State
Package / Case24-TSSOP
Package / Case0.173 in, 4.4 mm
Supplier Device Package24-TSSOP
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.27
Digi-Reel® 1$ 1.27
Tape & Reel (TR) 2000$ 0.54
6000$ 0.51
10000$ 0.49
Texas InstrumentsLARGE T&R 1$ 0.94
100$ 0.72
250$ 0.53
1000$ 0.38

Description

General part information

SN74LVC2952A Series

This octal bus transceiver and register is designed for 1.65-V to 3.6-V VCCoperation.

The SN74LVC2952A consists of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB\ or CLKENBA)\ input is low. Taking the output-enable (OEAB\ or OEBA)\ input low accesses the data on either port.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Documents

Technical documentation and resources

Input and Output Characteristics of Digital Integrated Circuits

Application note

Low-Voltage Logic (LVC) Designer's Guide

Design guide

16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)

Application note

How to Select Little Logic (Rev. A)

Application note

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Application note

LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B)

User guide

Use of the CMOS Unbuffered Inverter in Oscillator Circuits

Application note

Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices

Application note

Design Summary for WCSP Little Logic (Rev. B)

Product overview

LVC Characterization Information

Application note

Texas Instruments Little Logic Application Report

Application note

Logic Guide (Rev. AB)

Selection guide

LOGIC Pocket Data Book (Rev. B)

User guide

TI IBIS File Creation, Validation, and Distribution Processes

Application note

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Application note

Live Insertion

Application note

Standard Linear & Logic for PCs, Servers & Motherboards

More literature

STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS

More literature

CMOS Power Consumption and CPD Calculation (Rev. B)

Application note

SN74LVC2952A datasheet (Rev. I)

Data sheet

Little Logic Guide 2018 (Rev. G)

Selection guide

Selecting the Right Level Translation Solution (Rev. A)

Application note

Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices

Application note

Understanding Advanced Bus-Interface Products Design Guide

Application note

Implications of Slow or Floating CMOS Inputs (Rev. E)

Application note

Signal Switch Data Book (Rev. A)

User guide

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Application note