Zenode.ai Logo
Beta
16-TSSOP
Integrated Circuits (ICs)

MK2308G-1H

Obsolete

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
16-TSSOP
Integrated Circuits (ICs)

MK2308G-1H

Obsolete

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationMK2308G-1H
Differential - Input:OutputFalse
Divider/MultiplierFalse
Frequency - Max [Max]133 MHz
InputClock
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
OutputCMOS
Package / Case16-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
PLLYes with Bypass
Ratio - Input:Output1:8
Supplier Device Package16-TSSOP
TypeZero Delay Buffer
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

MK2308 Series

The MK2308 is a low phase noise, high-speed PLL based, 8 output, low skew zero delay buffer. Based on IDT's proprietary low jitter Phase Locked Loop (PLL) techniques, the device provides eight low skew outputs at speeds up to 133 MHz at 3.3 V. The outputs can be generated from the PLL (for zero delay), or directly from the input (for testing), and can be set to tri-state mode or to stop at a low level. For normal operation as a zero delay buffer, any output clock is tied to the FBIN pin.

Documents

Technical documentation and resources