Zenode.ai Logo
Beta
SDA16A
Integrated Circuits (ICs)

LM5025ASD

Obsolete
Texas Instruments

IC REG CTRLR FWRD CONV 16WSON

Deep-Dive with AI

Search across all available documentation for this part.

SDA16A
Integrated Circuits (ICs)

LM5025ASD

Obsolete
Texas Instruments

IC REG CTRLR FWRD CONV 16WSON

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationLM5025ASD
Clock SyncTrue
Control FeaturesSoft Start, Dead Time Control, Frequency Control, Ramp
Duty Cycle (Max)80 %
Frequency - Switching [Max]580 kHz
Frequency - Switching [Min]200 kHz
FunctionStep-Up/Step-Down
Mounting TypeSurface Mount
Number of Outputs2
Operating Temperature [Max]125 ¯C
Operating Temperature [Min]-40 °C
Output ConfigurationPositive, Isolation Capable
Output Phases1
Output TypeTransistor Driver
Package / Case16-WFDFN Exposed Pad
Supplier Device Package16-WSON (5x5)
Synchronous RectifierFalse
TopologyForward Converter
Voltage - Supply (Vcc/Vdd) [Max]15 V
Voltage - Supply (Vcc/Vdd) [Min]8 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyBulk 500$ 0.77

Description

General part information

LM5025C Series

The LM5025C is a functional variant of the LM5025 active clamp PWM controller. The functional differences of the LM5025C are: The maximum duty cycle of the LM5025C is increased from 80% to 91%. The soft-start capacitor charging current is increased from 20 µA to 90 µA. The VCCregulator current limit threshold is increased from 25 mA to 55 mA. The CS1 and CS2 current limit thresholds have been increased to 0.5V. The internal CS2 filter discharge device has been disabled and no longer operates each clock cycle. The internal VCCand VREFregulators continue to operate when the line UVLO pin is below threshold.

The LM5025C PWM controller contains all of the features necessary to implement power converters utilizing the Active Clamp / Reset technique. With the active clamp technique, higher efficiencies and greater power densities can be realized compared to conventional catch winding or RDC clamp / reset techniques. Two control outputs are provided, the main power switch control (OUT_A) and the active clamp switch control (OUT_B). The two internal compound gate drivers parallel both MOS and Bipolar devices, providing superior gate drive characteristics. This controller is designed for high-speed operation including an oscillator frequency range up to 1MHz and total PWM and current sense propagation delays less than 100 ns. The LM5025C includes a high-voltage start-up regulator that operates over a wide input range of 13V to 90V. Additional features include: Line Under Voltage Lockout (UVLO), softstart, oscillator UP/DOWN sync capability, precision reference and thermal shutdown.

The LM5025C is a functional variant of the LM5025 active clamp PWM controller. The functional differences of the LM5025C are: The maximum duty cycle of the LM5025C is increased from 80% to 91%. The soft-start capacitor charging current is increased from 20 µA to 90 µA. The VCCregulator current limit threshold is increased from 25 mA to 55 mA. The CS1 and CS2 current limit thresholds have been increased to 0.5V. The internal CS2 filter discharge device has been disabled and no longer operates each clock cycle. The internal VCCand VREFregulators continue to operate when the line UVLO pin is below threshold.

Documents

Technical documentation and resources

No documents available